Safety Guidelines

This manual contains notices you have to observe in order to ensure your personal safety, as well as to prevent damage to property. The notices referring to your personal safety are highlighted in the manual by a safety alert symbol, notices referring only to property damage have no safety alert symbol. These notices shown below are graded according to the degree of danger.

![Danger]
indicates that death or severe personal injury will result if proper precautions are not taken.

![Warning]
indicates that death or severe personal injury may result if proper precautions are not taken.

![Caution]
with a safety alert symbol, indicates that minor personal injury can result if proper precautions are not taken.

![Caution]
without a safety alert symbol, indicates that property damage can result if proper precautions are not taken.

![Notice]
indicates that an unintended result or situation can occur if the corresponding information is not taken into account.

If more than one degree of danger is present, the warning notice representing the highest degree of danger will be used. A notice warning of injury to persons with a safety alert symbol may also include a warning relating to property damage.

Qualified Personnel

The device/system may only be set up and used in conjunction with this documentation. Commissioning and operation of a device/system may only be performed by qualified personnel. Within the context of the safety notes in this documentation qualified persons are defined as persons who are authorized to commission, ground and label devices, systems and circuits in accordance with established safety practices and standards.

Prescribed Usage

Note the following:

![Warning]
This device may only be used for the applications described in the catalog or the technical description and only in connection with devices or components from other manufacturers which have been approved or recommended by Siemens. Correct, reliable operation of the product requires proper transport, storage, positioning and assembly as well as careful operation and maintenance.

Trademarks

All names identified by © are registered trademarks of the Siemens AG. The remaining trademarks in this publication may be trademarks whose use by third parties for their own purposes could violate the rights of the owner.

Disclaimer of Liability

We have reviewed the contents of this publication to ensure consistency with the hardware and software described. Since variance cannot be precluded entirely, we cannot guarantee full consistency. However, the information in this publication is reviewed regularly and any necessary corrections are included in subsequent editions.
# Table of contents

1 Introduction ................................................................. 1-1

2 Structure of a CPU 41x .................................................. 2-1
  2.1 Control and display elements of the CPUs ......................... 2-1
  2.2 Monitoring functions of the CPU ....................................... 2-5
  2.3 Status and error displays .................................................. 2-8
  2.4 Mode selector switch .................................................... 2-11
  2.5 Running a memory reset .................................................... 2-13
  2.6 Cold start / Warm restart / Hot restart .............................. 2-15
  2.7 Structure and Functions of the Memory Cards .................... 2-17
  2.8 Use of the Memory Cards ............................................... 2-20
  2.9 Multipoint Interface (MPI) ............................................ 2-22
  2.10 PROFIBUS DP Interface ............................................... 2-24
  2.11 PROFINET (PN) interface ............................................ 2-25
  2.12 Overview of the parameters for the S7-400 CPUs ............... 2-26

3 Special functions of a CPU 41x ........................................ 3-1
  3.1 Web Server ......................................................... 3-1
  3.2 Multicomputing ......................................................... 3-3
    3.2.1 Fundamentals ....................................................... 3-3
    3.2.2 Special Features at Multicomputing .......................... 3-5
    3.2.3 Multicomputing interrupt ....................................... 3-6
    3.2.4 Configuring and programming multicomputing mode .... 3-6
  3.3 System modifications during operation ......................... 3-7
    3.3.1 Basics .......................................................... 3-7
    3.3.2 Hardware requirements ......................................... 3-8
    3.3.3 Software requirements ........................................... 3-10
    3.3.4 Permitted system modifications ............................... 3-11
  3.4 Reseting the CPU to the factory state ................................ 3-12
  3.5 Updating firmware online ............................................ 3-14
  3.6 Reading out service data ............................................. 3-15
Table of contents

4 Communication.......................................................................................................................... 4-1
  4.1 interfaces............................................................................................................................. 4-1
  4.1.1 Multi-Point Interface (MPI).......................................................................................... 4-1
  4.1.2 PROFIBUS DP............................................................................................................... 4-2
  4.1.3 PROFINET...................................................................................................................... 4-4
  4.2 Communication services..................................................................................................... 4-6
  4.2.1 Overview of communication services......................................................................... 4-6
  4.2.2 PG communication....................................................................................................... 4-7
  4.2.3 OP communication....................................................................................................... 4-7
  4.2.4 S7 basic communication.............................................................................................. 4-8
  4.2.5 S7 communication....................................................................................................... 4-9
  4.2.6 Global data communication........................................................................................... 4-11
  4.2.7 Routing........................................................................................................................ 4-13
  4.3 S7 connections.................................................................................................................... 4-18
  4.3.1 Communication path of an S7 connection.................................................................. 4-18
  4.3.2 Assignment of S7 connections.................................................................................... 4-19
  4.3.3 Distribution and availability of S7 connection resources.............................................. 4-21

5 PROFIBUS DP .......................................................................................................................... 5-1
  5.1 CPU 41x-3 PN/DP as DP master / DP slave........................................................................ 5-1
  5.1.1 Overview........................................................................................................................ 5-1
  5.1.2 DP address areas of 41x CPUs..................................................................................... 5-2
  5.1.3 CPU 41x as PROFIBUS DP master.............................................................................. 5-3
  5.1.4 Diagnostics of the CPU 41x as DP master.................................................................. 5-6
  5.1.5 CPU 41x as DP slave.................................................................................................... 5-11
  5.1.6 Diagnostics of the CPU 41x as DP slave.................................................................. 5-16
  5.1.7 CPU 41x as DP slave: Station statuses 1 to 3.............................................................. 5-21
  5.1.8 Direct Data Exchange.................................................................................................. 5-28
  5.1.8.1 Principle of direct data exchange............................................................................ 5-28
  5.1.8.2 Diagnostics in direct data exchange......................................................................... 5-29

6 PROFINET ................................................................................................................................ 6-1
  6.1 Introduction........................................................................................................................ 6-1
  6.2 PROFINET IO and PROFINET CBA............................................................................... 6-2
  6.3 PROFINET IO Systems..................................................................................................... 6-4
  6.4 Blocks in PROFINET IO.................................................................................................... 6-6
  6.5 System status lists for PROFINET IO.............................................................................. 6-8
  6.6 Open Communication Via Industrial Ethernet................................................................. 6-10
  6.7 SNMP Communication Service....................................................................................... 6-13
  6.8 PN/IO Address Areas of the CPUs 41x-3PN/DP............................................................... 6-14

7 Consistent Data .......................................................................................................................... 7-1
  7.1 Basics................................................................................................................................ 7-1
  7.2 Consistency for communication blocks and functions..................................................... 7-2
  7.3 Consistent Reading and Writing of Data from and to DP Standard Slaves/IO Devices........ 7-3
## Table of contents

8  **Storage Concept and Startup Types** ................................................................................. 8-1  
   8.1  Overview of the memory concept of S7-400 CPUs .................................................... 8-1  
   8.2  Overview of the startup scenarios for S7-400 CPUs .................................................... 8-4  

9  **Cycle and Response Times of the S7-400** ................................................................. 9-1  
   9.1  Cycle time ..................................................................................................................... 9-1  
   9.2  Cycle Time Calculation ............................................................................................... 9-3  
   9.3  Different cycle times .................................................................................................... 9-6  
   9.4  Communication Load ............................................................................................... 9-9  
   9.5  Reaction Time ........................................................................................................... 9-13  
   9.6  Calculating cycle and reaction times ....................................................................... 9-20  
   9.7  Examples of Calculating the Cycle Time and Reaction Time .................................. 9-21  
   9.8  Interrupt Reaction Time ............................................................................................ 9-24  
   9.9  Example: Calculating the Interrupt Reaction Time .................................................. 9-26  
   9.10 Reproducibility of Time-Delay and Watchdog Interrupts ........................................ 9-27  
   9.11 CBA response times ............................................................................................... 9-28  

10  **Technical specifications** ............................................................................................. 10-1  
    10.1 Technical Specification of the CPU 414-3 PN/DP; (6ES7414-3EM05-0AB0) .......... 10-1  
    10.2 Technical Specification of the CPU 416-3 PN/DP; (6ES7416-3ER05-0AB0) .......... 10-16  
    10.3 Technical Specification of the CPU 416-3F PN/DP; (6ES7416-3FR05-0AB0) ........ 10-28  
    10.4 Technical specifications of the memory cards....................................................... 10-40  

11  **IF 964-DP interface module** ....................................................................................... 11-1  
    11.1 Using the IF 964-DP interface module.................................................................. 11-1  
    11.2 Pin assignment of the IF 964-DP interface module .............................................. 11-3  
    11.3 Technical specifications ......................................................................................... 11-4  

Index.................................................................................................................................. Index-1
Table of contents

Tables
Table 2-1   LEDs of the CPUs ................................................................. 2-2
Table 2-2   Faults/Errors and the reactions of the CPU ............................. 2-5
Table 2-3   Possible states of the RUN and STOP LEDs .......................... 2-8
Table 2-4   Possible statuses of the INTF, EXTF and FRCE LEDs ............ 2-9
Table 2-5   Possible states of the BUS1F and BUS5F LEDs ...................... 2-9
Table 2-6   Possible states of the IFM1F LED ......................................... 2-9
Table 2-7   Possible states of the LINK and RX/TX LEDs ....................... 2-10
Table 2-8   Mode selector switch settings ................................................ 2-11
Table 2-9   Security classes of an S7-400 CPU ........................................ 2-12
Table 2-10  MPI parameters and IP address following memory reset ......... 2-14
Table 2-11  Types of Memory Cards ...................................................... 2-20
Table 3-1   Properties of the CPU in the factory state .............................. 3-12
Table 3-2   LED patterns ........................................................................ 3-13
Table 4-1   Communication services of the CPUs .................................... 4-6
Table 4-2   SFCs for the Basic S7 Communication .................................... 4-8
Table 4-3   SFBs for the basic S7 communication ..................................... 4-10
Table 4-4   SFCs for the Global Data Communication ............................... 4-11
Table 4-5   GD resources of the CPUs .................................................. 4-12
Table 4-6   Distribution of connections .................................................. 4-21
Table 4-7   Availability of connection resources ..................................... 4-21
Table 5-1   41x CPUs (MPI/DP interface and DP module as PROFIBUS DP) 5-2
Table 5-2   Meaning of the "BUSF" LED of the CPU 41x as DP master ....... 5-6
Table 5-3   Reading out the diagnostics with STEP 7 ............................... 5-7
Table 5-4   Diagnostic addresses for the DP master and DP slave .............. 5-9
Table 5-5   Event detection of the CPUs 41x as DP master ....................... 5-10
Table 5-6   Evaluation of RUN-STOP transitions of the DP slave in the DP master 5-10
Table 5-7   Configuration example for the address areas of the transfer memory 5-12
Table 5-8   Meaning of the "BUSF" LEDs of the CPU 41x as DP slave ......... 5-16
Table 5-9   Reading out the diagnostic data with STEP 5 and STEP 7 in the master system 5-17
Table 5-10  STEP 5 User Program .......................................................... 5-18
Table 5-11  Diagnostic addresses for the DP master and DP slave ............ 5-19
Table 5-12  Event detection of the CPUs 41x as DP slave ........................ 5-19
Table 5-13  Evaluating RUN-STOP transitions in the DP Master/DP Slave 5-20
Table 5-14  Structure of station status 1 (Byte 0) .................................... 5-21
Table 5-15  Structure of station status 2 (Byte 1) .................................... 5-22
<table>
<thead>
<tr>
<th>Table 5-16</th>
<th>Structure of station status 3 (Byte 2)</th>
<th>5-22</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 5-17</td>
<td>Structure of the master PROFIBUS address (byte 3)</td>
<td>5-23</td>
</tr>
<tr>
<td>Table 5-18</td>
<td>Diagnostic address for the recipient during direct data exchange</td>
<td>5-30</td>
</tr>
<tr>
<td>Table 5-19</td>
<td>Event detection of the 41x CPUs as recipients during direct communication</td>
<td>5-30</td>
</tr>
<tr>
<td>Table 5-20</td>
<td>Evaluation of the station failure in the sender during direct data exchange</td>
<td>5-31</td>
</tr>
<tr>
<td>Table 6-1</td>
<td>New System and Standard Functions/System and Standard Functions to be Replaced</td>
<td>6-6</td>
</tr>
<tr>
<td>Table 6-2</td>
<td>System and Standard Functions in PROFIBUS DP that must be Implemented with Different Functions in PROFINET IO</td>
<td>6-7</td>
</tr>
<tr>
<td>Table 6-3</td>
<td>OBs in PROFINET IO and PROFIBUS DP</td>
<td>6-7</td>
</tr>
<tr>
<td>Table 6-4</td>
<td>Comparison of the System Status Lists of PROFINET IO and PROFIBUS DP</td>
<td>6-8</td>
</tr>
<tr>
<td>Table 6-5</td>
<td>PROFINET IO address areas of the CPUs</td>
<td>6-14</td>
</tr>
<tr>
<td>Table 8-1</td>
<td>Memory requirements</td>
<td>8-2</td>
</tr>
<tr>
<td>Table 9-1</td>
<td>Cyclic program processing</td>
<td>9-1</td>
</tr>
<tr>
<td>Table 9-2</td>
<td>Factors that Influence the Cycle Time</td>
<td>9-3</td>
</tr>
<tr>
<td>Table 9-3</td>
<td>Portions of the process image transfer time</td>
<td>9-4</td>
</tr>
<tr>
<td>Table 9-4</td>
<td>Operating System Scan Time at the Scan Cycle Checkpoint</td>
<td>9-5</td>
</tr>
<tr>
<td>Table 9-5</td>
<td>Increase in cycle time by nesting interrupts</td>
<td>9-5</td>
</tr>
<tr>
<td>Table 9-6</td>
<td>Reducing the Response Time</td>
<td>9-18</td>
</tr>
<tr>
<td>Table 9-7</td>
<td>Example of Calculating the Response Time</td>
<td>9-20</td>
</tr>
<tr>
<td>Table 9-8</td>
<td>Calculating the Interrupt Response Time</td>
<td>9-24</td>
</tr>
<tr>
<td>Table 9-9</td>
<td>Hardware Interrupt and Diagnostic Interrupt Response Times; Maximum Interrupt Response Time Without Communication</td>
<td>9-24</td>
</tr>
<tr>
<td>Table 9-10</td>
<td>Reproducibility of Time-Delay and Watchdog Interrupts of the CPUs</td>
<td>9-27</td>
</tr>
<tr>
<td>Table 9-11</td>
<td>Response time for acyclic interconnections</td>
<td>9-30</td>
</tr>
<tr>
<td>Table 11-1</td>
<td>Female connector IF1 IF 964-DP (9-pin D-sub)</td>
<td>11-3</td>
</tr>
</tbody>
</table>
Introduction

Purpose of the manual

The information contained in this manual can be used as a reference for operating, for descriptions of the functions, and for the technical specifications of the CPUs of the S7-400. How to configure, assemble and wire these and further modules in an S7-400 system is described in the *S7-400 Programmable Controller; Hardware and Installation* manual for each system.

Basic Knowledge Required

To understand this manual, you should have general experience in the field of automation engineering.

You should also have experience of working with computers or PC-type tools (for example programming devices) and the Windows operating system 2000 or XP. Since the S7-400 is configured with the STEP 7 basic software, you should also have experience of working with the basic software. You can acquire this knowledge in the manual *Programming with STEP 7*.

In particular when using an S7-400 in areas subject to safety regulations, note the information relating to the safety of electronic controllers in the Appendix of the manual *S7-400 Programmable Controller; Hardware and Installation* manual.

Range of Validity of This Manual

The manual is valid for the S7-400 automation system. It applies to the CPUs listed below:

- CPU 414-3 PN/DP; (6ES7414-3EM05-0AB0)
- CPU 416-3 PN/DP; (6ES7416-3ER05-0AB0)
- CPU 416-3F PN/DP; (6ES7416-3FR05-0AB0)

General Technical Data

You will find information about certificates, approvals and standards in the manual *S7-400 Programmable Controller; Module Specifications.*
Related Documentation

This manual is part of the documentation package for S7-400.

<table>
<thead>
<tr>
<th>System</th>
<th>Documentation package</th>
</tr>
</thead>
<tbody>
<tr>
<td>S7-400</td>
<td>• S7-400 Automation System; Hardware and Installation</td>
</tr>
<tr>
<td></td>
<td>• S7-400 Automation Systems; Module Specifications</td>
</tr>
<tr>
<td></td>
<td>• Instruction List S7-400</td>
</tr>
<tr>
<td></td>
<td>• S7-400 Automation System; CPU Specifications</td>
</tr>
</tbody>
</table>

Orientation

The manual contains various features that allow you to find specific information more quickly:

- At the start of the manual you will find a complete table of contents and a list of the diagrams and tables that appear in the manual.
- Finally, a comprehensive index allows quick access to information on specific subjects.

Recycling and Disposal

The S7-400 is low in contaminants and can therefore be recycled. Contact a certified electronic-waste disposal company for information and help on environmentally-friendly recycling and disposal of your old equipment.

Further Assistance

Please talk to your Siemens contact at one of our representatives or local offices if you have questions about the products described here and do not find the answers in this manual.

You will find information on how to contact at:

http://www.siemens.com/automation/partner

A signpost to the documentation of the various SIMATIC products and systems is available at:

http://www.siemens.com/simatic-tech-doku-portal

The online catalog and online ordering system is available at:

http://mall.ad.siemens.com/

Training Center

We offer various courses for newcomers to the SIMATIC S7 automation system. For details, please contact your regional training center or our central training center in 90327 Nuremberg, Germany:

Phone: +49 (911) 895-3200.

Internet: http://www.sitrain.com
A&D technical support

Worldwide, available 24 hours a day:

<table>
<thead>
<tr>
<th>Worldwide (Nuremberg) Technical support</th>
<th>United States (Johnson City) Technical support and authorization</th>
<th>Asia / Australia (Peking) Technical support and authorization</th>
</tr>
</thead>
<tbody>
<tr>
<td>Local time: 24 hours a day, 365 days a year</td>
<td>Local time: Mon. - Fri. 8:00 a.m. to 5:00 p.m.</td>
<td>Local time: Mon. - Fri. 8:00 a.m. to 5:00 p.m.</td>
</tr>
<tr>
<td>Phone: +49 (0) 180 5050-222</td>
<td>Phone: +1 (423) 262 2522</td>
<td>Phone: +86 10 64 75 75 75</td>
</tr>
<tr>
<td>Fax: +49 (0) 180 5050-223</td>
<td>Fax: +1 (423) 262 2289</td>
<td>Fax: +86 10 64 74 74 74</td>
</tr>
<tr>
<td>E-mail: <a href="mailto:adsupport@siemens.com">adsupport@siemens.com</a></td>
<td>E-mail: simatic <a href="mailto:hotline@sea.siemens.com">hotline@sea.siemens.com</a></td>
<td>E-mail: adsupport <a href="mailto:asia@siemens.com">asia@siemens.com</a></td>
</tr>
<tr>
<td>GMT: +1:00</td>
<td>GMT: -5:00</td>
<td>GMT: +8:00</td>
</tr>
</tbody>
</table>

German and English are spoken on all SIMATIC Hotlines and the authorization hotline.

Service & support on the Internet

In addition to our documentation, we offer a comprehensive knowledge base online on the Internet at:

http://www.siemens.com/automation/service&support

There you will find:

- Our newsletter containing up-to-date information on your products.
- The documents you need via our Search function in Service & Support.
- A forum is available for users and specialists to exchange experiences.
- Your local Siemens partner for Automation & Drives in our Partner database.
- Information about on-site services, repairs and spare parts. You will find much more under "Services."
2.1 Control and display elements of the CPUs

Control and Display Elements of the CPU 41x-3PN/DP

- Imprint of module designation, product version, short order number and firmware version
- LEDs: INTF, EXTF, BUS1F, BUSSF, IFM1F, FRCE, MAINT, RUN, STOP
- Memory card slot
- Mode selector switch
- Beneath cover
  - Receptacle for interface module
  - MPI / PROFIBUS DP interface
  - Serial number
  - Data matrix code
  - MAC address
  - PN interface
  - Power supply, external backup voltage

Figure 2-1 Location of the Control and Display Elements of the CPU 41x-3PN/DP
2.1 Control and display elements of the CPUs

LEDs

The table below gives you an overview of the LEDs on the individual CPUs.

Table 2-1 LEDs of the CPUs

<table>
<thead>
<tr>
<th>LED</th>
<th>Color</th>
<th>Meaning</th>
<th>Exists on CPU</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTF</td>
<td>Red</td>
<td>Internal fault</td>
<td>x</td>
</tr>
<tr>
<td>EXTF</td>
<td>Red</td>
<td>External fault</td>
<td>x</td>
</tr>
<tr>
<td>FRCE</td>
<td>Yellow</td>
<td>Force job active</td>
<td>x</td>
</tr>
<tr>
<td>MAINT</td>
<td>Not assigned</td>
<td></td>
<td>x</td>
</tr>
<tr>
<td>RUN</td>
<td>Green</td>
<td>RUN mode</td>
<td>x</td>
</tr>
<tr>
<td>STOP</td>
<td>Yellow</td>
<td>STOP mode</td>
<td>x</td>
</tr>
<tr>
<td>BUS1F</td>
<td>Red</td>
<td>Bus fault on MPI/PROFIBUS DP interface 1</td>
<td>x</td>
</tr>
<tr>
<td>BUS5F</td>
<td>Red</td>
<td>Features of the PROFINET interface</td>
<td>x</td>
</tr>
<tr>
<td>IFM1F</td>
<td>Red</td>
<td>Fault on interface module 1</td>
<td>x</td>
</tr>
</tbody>
</table>

Mode Selector Switch

You can use the mode selector switch to set the current mode of the CPU. The mode selector is a three-position toggle switch.

Memory Card Slot

You can insert a memory card into this slot.
There are two types of memory cards:
- RAM cards
  You can expand CPU load memory with the RAM card.
- Flash cards
  The flash card is non-volatile storage for storing your user program and data (no backup battery necessary). You can program the flash card either on the programming device or in the CPU. The flash card also expands the load memory of the CPU.

Slot for Interface Modules

You can insert one PROFIBUS DP module for the CPU 41x-3 and CPU 41x-4 in this slot.
2.1 Control and display elements of the CPUs

MPI/DP Interface

You can connect various devices to the MPI interface of the CPU, for example:

- Programming devices
- Operator control and monitoring devices
- Other S7-400 or S7-300 controllers

Use the bus connection connector with oblique cable outlet, see the manual S7-400 Automation System, Hardware and Installation.

You can also configure the MPI interface as a DP master so that you can use it as PROFIBUS DP interface with up to 32 DP slaves.

PROFIBUS DP Interface

You can connect the distributed I/O, programming devices/OPs and other DP master stations to the PROFIBUS DP interface.

PROFINET Interface

You can connect PROFINET IO devices to the PROFINET interface. The PROFINET interface has 2 RJ 45 sockets and is equipped with a 2-port switch. The PROFINET interface provides the connection to the Industrial Ethernet, CBA, etc..

Caution

You can only connect to a LAN with this interface. You cannot connect to the public telecommunication network.

Power Supply, External Backup Voltage at the "EXT.-BATT." Jack

You can install either one or two backup batteries in the S7-400 power supply modules, depending on the module type to achieve the following:

- You back up the user program stored in RAM.
- You retain the values of flags, timers, counters, system data and the data in dynamic DBs.
- You back up the internal clock.

You can achieve the same backup by supplying a voltage between 5 V DC and 15 V DC to the "EXT.-BATT." jack of the CPU.

The "EXT.-BATT." input has the following features:

- Polarity reversal protection
- Short-circuit current limited to 20 mA
You need a cable with a 2.5 mm Ø jack plug to connect the power supply to the "EXT.-BATT" jack, as shown in the following illustration. Make sure the polarity of the jack plug is correct.

![Connecting Cable with Jack Plug](image)

You can order a jack plug with an assembled cable from the Electronic Plant Karlsruhe under the order number A5E00728552A.

---

**Note**

You require the external power supply to the "EXT.-BATT." jack when you replace a power supply module and want to backup the user program stored in RAM and the data mentioned above while you are replacing the module.

---

**See also**

- Monitoring functions of the CPU (Page 2-5)
- Status and error displays (Page 2-8)
- Multipoint Interface (MPI) (Page 2-21)
2.2 Monitoring functions of the CPU

Monitoring Functions and Error Messages

The CPU hardware and the operating system monitoring functions ensure proper functioning of the system and a defined reaction to faults and errors. Certain error events also trigger a reaction in the user program. When recursive errors occur, the LED is switched off with the next incoming error.

The table below provides an overview of possible errors, their causes and the reactions of the CPU.

Table 2-2 Faults/Errors and the reactions of the CPU

<table>
<thead>
<tr>
<th>Type of error</th>
<th>Cause of error</th>
<th>Response of the operating system</th>
<th>Fault LED</th>
</tr>
</thead>
<tbody>
<tr>
<td>Access error (entering state)</td>
<td>Module failure (SM, FM, CP)</td>
<td>The &quot;EXTF&quot; LED stays lit until the error is acknowledged. With SMs: • OB 122 call • Entry in the diagnostic buffer • With input modules: &quot;NULL&quot; entered as data in the accumulator or the process image With other modules: • OB 122 call If the OB is not loaded: The CPU changes to STOP</td>
<td>EXTF</td>
</tr>
<tr>
<td></td>
<td>I/O read access error</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>I/O write access error</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Timeout error (entering state)</td>
<td>• The user program execution time (OB1 and all interrupt and error OBs) exceeds the specified maximum cycle time. • OB request error • Overflow of the startup information buffer • Watchdog interrupt • Resume RUN after CiR</td>
<td>The &quot;INTF&quot; LED is lit until the error is acknowledged. OB 80 call If the OB is not loaded: The CPU changes to STOP</td>
<td>INTF</td>
</tr>
<tr>
<td>Faulty power supply module(s), (not mains failure), (entering and exiting state)</td>
<td>In the central or expansion rack • At least one backup battery of the power supply module is exhausted • Backup voltage is missing • The 24 V DC supply of the power supply module has failed</td>
<td>OB 81 call If the OB is not loaded: The CPU remains in RUN.</td>
<td>EXTF</td>
</tr>
</tbody>
</table>
### 2.2 Monitoring functions of the CPU

<table>
<thead>
<tr>
<th>Type of error</th>
<th>Cause of error</th>
<th>Response of the operating system</th>
<th>Fault LED</th>
</tr>
</thead>
<tbody>
<tr>
<td>Diagnostic interrupt</td>
<td>An I/O module with interrupt capability reports a diagnostic interrupt</td>
<td>OB 82 call &lt;br&gt; If the OB is not loaded: The CPU changes to STOP</td>
<td>EXTF</td>
</tr>
<tr>
<td>(entering and exiting state)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Remove/insert module interrupt</td>
<td>Removal or insertion of an SM and insertion of the wrong module type. The LED EXTF does not light up if only one SM is installed and then removed while the CPU is in STOP (default setting). The LED lights up briefly when the SM is inserted again.</td>
<td>OB 83 call &lt;br&gt; If the OB is not loaded: The CPU changes to STOP</td>
<td>EXTF</td>
</tr>
<tr>
<td>(entering and exiting state)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPU Hardware error</td>
<td>• A memory error was detected and eliminated</td>
<td>OB 84 call &lt;br&gt; If the OB is not loaded: The CPU remains in RUN.</td>
<td>INTF</td>
</tr>
<tr>
<td>(entering state)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Priority class error</td>
<td>• A priority class is called, but the corresponding OB is not present. &lt;br&gt; • In the case of an SFB call: The instance DB is missing or bad. &lt;br&gt; • Error while updating the process image</td>
<td>OB 85 call &lt;br&gt; If the OB is not loaded: The CPU changes to STOP</td>
<td>INTF</td>
</tr>
<tr>
<td>(Only entering state, depending on OB85 mode)</td>
<td></td>
<td></td>
<td>EXTF</td>
</tr>
<tr>
<td>Rack / station failure</td>
<td>• Power failure on an expansion module &lt;br&gt; • PROFINET DP chain failure &lt;br&gt; • PROFINET IO subsystem failure &lt;br&gt; • Failure of a coupling chain: missing or defective IM, cable break)</td>
<td>OB 86 call &lt;br&gt; If the OB is not loaded: The CPU changes to STOP</td>
<td>EXTF</td>
</tr>
<tr>
<td>(entering and exiting state)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Communication error</td>
<td>• Unable to enter status information in the DB (shared data communication) &lt;br&gt; • Incorrect message frame (shared data communication) &lt;br&gt; • Incorrect message length (shared data communication) &lt;br&gt; • Error in the structure of the shared data frame (shared data communication) &lt;br&gt; • DB access error</td>
<td>OB 87 call</td>
<td>INTF</td>
</tr>
<tr>
<td>(entering state)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### 2.2 Monitoring functions of the CPU

<table>
<thead>
<tr>
<th>Type of error</th>
<th>Cause of error</th>
<th>Response of the operating system</th>
<th>Fault LED</th>
</tr>
</thead>
</table>
| Execution abort (entering state) |  • Synchronous error nesting depth exceeded  
• Too many nested block calls (B stack)  
• Error when allocating local data | OB 88 call  
If the OB is not loaded: The CPU changes to STOP | INTF      |
| Programming error (entering state) | Errors in the user program  
• BCD conversion error  
• Range length error  
• Range error  
• Alignment error  
• Write error  
• Timer number error  
• Counter number error  
• Block number error  
• Block not loaded | OB 121 call  
If the OB is not loaded: The CPU changes to STOP | INTF      |
| Code error (entering state)     | Error in the compiled user program (for example, illegal OP code or a jump beyond block end) | The CPU changes to STOP  
Restart or CPU memory reset required. | INTF      |
| Loss of the clock signal (entering state) | When using isochronous mode: Clock pulses were lost either because OB61...64 was not started due to higher priorities, or because additional asynchronous bus loads suppressed the bus clock pulses. | OB 80 call  
If the OB is not loaded: The CPU changes to STOP  
Call of OB 61..64 at the next pulse. | INTF      |

Further test and information functions are available in each CPU and you can invoke these in STEP 7.
2.3 Status and error displays

Status LEDs

The RUN and STOP LEDs on the front panel of the CPU indicate the current CPU mode.

Table 2-3 Possible states of the RUN and STOP LEDs

<table>
<thead>
<tr>
<th>LED</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RUN</td>
</tr>
<tr>
<td>H</td>
<td>CPU is in RUN.</td>
</tr>
<tr>
<td>D</td>
<td>CPU is in STOP. The user program is not executed. Cold restart, restart and warm restart/reboot is possible. If STOP was triggered by an error, the error LED (INTF or EXTF) is also set.</td>
</tr>
<tr>
<td>B</td>
<td>CPU is in DEFECTIVE status. The INTF, EXTF, FRCE, BUSF1, BUSF5 and IFM1F LEDs also flash.</td>
</tr>
<tr>
<td>B</td>
<td>CPU HOLD was triggered by a test function.</td>
</tr>
<tr>
<td>B</td>
<td>A warm restart / cold restart / hot restart was triggered. It can take a minute or longer to execute these functions, depending on the length of the OB called. If the CPU still does not change to RUN, there may be an error in the system configuration.</td>
</tr>
<tr>
<td>x</td>
<td>The CPU requests memory reset.</td>
</tr>
<tr>
<td>x</td>
<td>Memory reset in progress or the CPU is currently being initialized following POWER ON.</td>
</tr>
<tr>
<td>D</td>
<td>LED is dark; H = LED is lit; B = LED flashes at the specified frequency; x = LED status is irrelevant.</td>
</tr>
</tbody>
</table>
Error and Fault Displays and Special Characteristics

The three LEDs INTF, EXTF and FRCE on the front panel of the CPU indicate errors and special features in user program execution.

Table 2-4 Possible statuses of the INTF, EXTF and FRCE LEDs

<table>
<thead>
<tr>
<th>LED</th>
<th>INTF</th>
<th>EXTF</th>
<th>FRCE</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>An internal error was detected (programming or parameter assignment error) or the CPU is performing a CiR.</td>
</tr>
<tr>
<td>x</td>
<td>H</td>
<td>x</td>
<td></td>
<td>An external error was detected (in other words, the cause of the error is not on the CPU module).</td>
</tr>
<tr>
<td>x</td>
<td>x</td>
<td>H</td>
<td></td>
<td>A force job is active.</td>
</tr>
<tr>
<td>x</td>
<td>x</td>
<td></td>
<td>B 2 Hz</td>
<td>Node flash test function.</td>
</tr>
</tbody>
</table>

H = LED is lit; B = LED flashes with the specified frequency; x = LED status is irrelevant

The LEDs BUS1F and BUS5F indicate errors on the MPI/DP, PROFIBUS DP and PROFINET IO interfaces.

Table 2-5 Possible states of the BUS1F and BUS5F LEDs

<table>
<thead>
<tr>
<th>LED</th>
<th>BUS1F</th>
<th>BUS5F</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>x</td>
<td></td>
<td>An error was detected on the MPI/DP interface.</td>
</tr>
<tr>
<td>x</td>
<td></td>
<td>x</td>
<td>An error was detected on the PROFIBUS DP interface.</td>
</tr>
<tr>
<td>x</td>
<td></td>
<td>H</td>
<td>An error was detected on the PROFINET IO interface.</td>
</tr>
<tr>
<td>B</td>
<td>x</td>
<td></td>
<td>CPU is DP master: One of more slaves on the PROFIBUS DP interface are not responding.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>CPU is DP slave: CPU is not addressed by the DP master.</td>
</tr>
</tbody>
</table>

H = LED is lit; B = LED flashes; x = LED status is irrelevant

Error and Fault Displays and Special Characteristics

The CPUs 41x-3 also feature the IFM1F LED. This LED indicates problems relating to the memory submodule interface.

Table 2-6 Possible states of the IFM1F LED

<table>
<thead>
<tr>
<th>LED</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>An error was detected on memory submodule interface.</td>
</tr>
<tr>
<td>B</td>
<td>CPU is DP master: One of more slaves on the PROFIBUS DP interface module inserted in the receptacle are not responding.</td>
</tr>
<tr>
<td></td>
<td>CPU is DP slave: CPU is not addressed by the DP master.</td>
</tr>
</tbody>
</table>

H = LED is lit; B = LED flashes; x = LED status is irrelevant
Error and Fault Displays and Special Characteristics of the CPU 41x-3PN/DP

The CPUs 41x-3PN/DP furthermore have the LINK LED and the RX/TX LED. These LEDs indicate the current state of the PROFINET interface.

<table>
<thead>
<tr>
<th>LED</th>
<th>RX/TX</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>x</td>
<td>Connection at PROFINET interface is active</td>
</tr>
<tr>
<td>x</td>
<td>B 6 Hz</td>
<td>Receive / transmit data at the PROFINET interface.</td>
</tr>
</tbody>
</table>

Note: The LINK and RX/TX LEDs are located directly at the sockets of the PROFINET interface. They are not labeled.

LED MAINT

This LED currently has no function.

Diagnostic Buffer

In STEP 7, you can select "PLC -> Module status" to read the cause of an error from the diagnostic buffer.
2.4 Mode selector switch

Function of the Mode Selector Switch

You can use the mode selector to set the CPU from RUN to STOP or reset CPU memory. STEP 7 offers further mode selection options.

Positions

The mode selector is designed as a toggle switch. The following figure shows all positions of the mode selector.

![Mode selector switch settings](image)

The following table explains the settings of the mode selector switch. In the event of a fault or if there are problems preventing a startup, the CPU goes into STOP or retain this mode, regardless of the position of the mode selector switch.

<table>
<thead>
<tr>
<th>Position</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>RUN</td>
<td>If there is no startup problem or error and the CPU was able to go into RUN, the CPU either executes the user program or remains idle. Access to the I/O is possible.</td>
</tr>
<tr>
<td></td>
<td>• You can upload programs from the CPU to the programming device (CPU -&gt; Programming device)</td>
</tr>
<tr>
<td></td>
<td>• You can upload programs from the programming device to the CPU (Programming device -&gt; CPU).</td>
</tr>
<tr>
<td>STOP</td>
<td>The CPU does not execute the user program. The digital signal modules are locked. The output modules are disabled in the default parameter configuration.</td>
</tr>
<tr>
<td></td>
<td>• You can upload programs from the CPU to the programming device (CPU -&gt; Programming device)</td>
</tr>
<tr>
<td></td>
<td>• You can upload programs from the programming device to the CPU (Programming device -&gt; CPU).</td>
</tr>
<tr>
<td>MRES</td>
<td>Momentary-contact position of the toggle switch for CPU memory reset (see next pages).</td>
</tr>
</tbody>
</table>

Security Classes

A security class can be agreed for S7-400 CPUs in order to prevent unauthorized access to CPU programs. You can define a security class which allows users access to PG functions.
without particular authorization (password). On password level you can access all PG functions.

Setting the Security Classes

You can set the security classes (1 to 3) for a CPU in STEP 7 -> HW Config.

You can delete the security class set STEP 7 -> HW Config by means of a manual reset using the mode selector switch.

The following table lists the security classes of an S7-400 CPU.

Table 2-9 Security classes of an S7-400 CPU

<table>
<thead>
<tr>
<th>CPU function</th>
<th>Protection level 1</th>
<th>Protection level 2</th>
<th>Protection level 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Display of the block list</td>
<td>Access allowed</td>
<td>Access allowed</td>
<td>Access allowed</td>
</tr>
<tr>
<td>Monitoring Variables</td>
<td>Access allowed</td>
<td>Access allowed</td>
<td>Access allowed</td>
</tr>
<tr>
<td>STACKS module status</td>
<td>Access allowed</td>
<td>Access allowed</td>
<td>Access allowed</td>
</tr>
<tr>
<td>Operator control and monitoring</td>
<td>Access allowed</td>
<td>Access allowed</td>
<td>Access allowed</td>
</tr>
<tr>
<td>functions</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>S7 communication</td>
<td>Access allowed</td>
<td>Access allowed</td>
<td>Access allowed</td>
</tr>
<tr>
<td>Read time of day</td>
<td>Access allowed</td>
<td>Access allowed</td>
<td>Access allowed</td>
</tr>
<tr>
<td>Set Time of Day</td>
<td>Access allowed</td>
<td>Access allowed</td>
<td>Access allowed</td>
</tr>
<tr>
<td>Block status</td>
<td>Access allowed</td>
<td>Access allowed</td>
<td>Password required</td>
</tr>
<tr>
<td>Downloading to the programming</td>
<td>Access allowed</td>
<td>Access allowed</td>
<td>Password required</td>
</tr>
<tr>
<td>device</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Downloading to the CPU</td>
<td>Access allowed</td>
<td>Password required</td>
<td>Password required</td>
</tr>
<tr>
<td>Delete blocks</td>
<td>Access allowed</td>
<td>Password required</td>
<td>Password required</td>
</tr>
<tr>
<td>Memory compression</td>
<td>Access allowed</td>
<td>Password required</td>
<td>Password required</td>
</tr>
<tr>
<td>Download user program to memory card</td>
<td>Access allowed</td>
<td>Password required</td>
<td>Password required</td>
</tr>
<tr>
<td>Control selection</td>
<td>Access allowed</td>
<td>Password required</td>
<td>Password required</td>
</tr>
<tr>
<td>Control variable</td>
<td>Access allowed</td>
<td>Password required</td>
<td>Password required</td>
</tr>
<tr>
<td>Breakpoints</td>
<td>Access allowed</td>
<td>Password required</td>
<td>Password required</td>
</tr>
<tr>
<td>Leave hold</td>
<td>Access allowed</td>
<td>Password required</td>
<td>Password required</td>
</tr>
<tr>
<td>Memory reset</td>
<td>Access allowed</td>
<td>Password required</td>
<td>Password required</td>
</tr>
<tr>
<td>Force</td>
<td>Access allowed</td>
<td>Password required</td>
<td>Password required</td>
</tr>
</tbody>
</table>
2.5 Running a memory reset

Operating Sequence at Memory Reset

Case A: You want to transfer a new, complete user program to the CPU.

1. Set the mode selector switch to STOP.
   
   Result: The STOP LED is lit.

2. Set the selector to MRES and hold it there.
   
   Result: The STOP LED is switched off for one second, on for one second, off for one second and then remains on.

3. Turn the switch back to the STOP setting, then to the MRES setting again within the next 3 seconds, and back to STOP.
   
   Result: The STOP LED flashes for at least 3 seconds at 2 Hz (memory being reset) and then remains lit.

Running a Memory Reset following a Request

Case B: The CPU requests memory reset, indicated by the flashing STOP LED at 0.5 Hz.

The system requests a CPU memory reset, for example, after a memory card was removed or inserted.

1. Set the mode selector switch to MRES and then back to STOP.

   Result: The STOP LED flashes for at least 3 seconds at 2 Hz (memory being reset) and then remains lit.

For detailed information on CPU memory reset refer to the manual S7-400 Automation System, Hardware and Installation.

What happens in the CPU during a memory reset

When you run a memory reset, the following process occurs on the CPU:

- The CPU deletes the entire user program from main memory and load memory (integrated RAM and, if applicable, RAM card).
- The CPU clears all counters, bit memory, and timers (except for the time of day).
- The CPU tests its hardware.
- The CPU initializes its hardware and system program parameters (internal default settings in the CPU). Some default settings selected by the user will be taken into account.
- If a flash card is inserted, the CPU copies the user program and the system parameters stored on the flash card into main memory after the memory reset.
Values Retained After a Memory Reset

After the CPU has been reset, the following values remain:

- The content of the diagnostic buffer
  
  The content can be read out with the programming device using STEP 7.
- Parameters of the MPI (MPI address and highest MPI address). Note the special features shown in the table below.
- The IP address of the CPU
- The subnet mask
- The SNMP parameters
- The time of day
- The status and value of the operating hours counter

Special Features MPI parameters and IP address

A special situation is presented for the MPI parameters and IP address when a CPU memory reset is performed. The following table shows which MPI parameters and IP address remain valid after a CPU memory reset.

<table>
<thead>
<tr>
<th>Memory reset</th>
<th>MPI parameters and IP address</th>
</tr>
</thead>
<tbody>
<tr>
<td>With inserted FLASH card</td>
<td>... stored on the FLASH card are valid</td>
</tr>
<tr>
<td>Without plugged FLASH card</td>
<td>... are retained in the CPU and valid</td>
</tr>
</tbody>
</table>
2.6 Cold start / Warm restart / Hot restart

Cold start

- During a cold restart, all data (process image, bit memory, timers, counters and data blocks) are reset to the start values stored in the program (load memory), irrespective of whether they were configured as retentive or non-retentive.
- Corresponding startup OB is OB 102
- Program execution is restarted at the beginning (OB 102 or OB 1).

Restart (Warm Restart)

- A warm restart resets the process image and the non-retentive flags, timers, times and counters.
  - Retentive flags, times and counters retain their last valid value.
  - All data blocks assigned the "Non Retain" attribute are reset to the load values. The remaining data blocks retain their last valid value.
- Corresponding startup OB is OB 100
- Program execution is restarted at the beginning (OB 100 or OB 1).
- After a power supply interruption, the warm restart function is only available in backup mode.

Hot Restart

- When a hot restart is performed, all data and the process image retain their last valid value.
- Program execution is resumed at the breakpoint.
- The outputs do not change their status until the current cycle is completed.
- Corresponding startup OB is OB 101
- After a power supply interruption, the hot restart function is only available in backup mode.

Operating Sequence at Restart (Warm Restart)

1. Set the mode selector to STOP.
   
   **Result:** The STOP LED is lit.

2. Set the switch to RUN.

Whether the CPU executes a warm restart or hot restart depends on the CPU parameter settings.
Structure of a CPU 41x

2.6 Cold start / Warm restart / Hot restart

Operating Sequence at Hot Restart

1. Select the startup type "hot restart" on the PG
   The button is active only if this type of startup is possible on the specific CPU.

Operating Sequence at Cold Start

A manual cold restart can only be triggered on the programming device.
2.7 Structure and Functions of the Memory Cards

Order numbers

The order numbers for memory cards are listed in the technical specifications.

Structure

The memory card is slightly larger than a credit card and protected by a strong metal casing. It is inserted into a front slot of the CPU. The memory card casing is encoded to allow only one position of insertion.

Function

The memory card and an integrated memory area on the CPU together form the load memory of the CPU. During runtime, the load memory contains the complete user program including comments, symbols and special additional information that allows the decompilation of the user program, and all module parameters.

What Is Stored in the Memory Card

The following data can be stored on memory cards:

- User program, in other words, blocks (OBs, FBs, FCs, DBs) and system data
- Parameters which determine the behavior of the CPU
- Parameters which determine the behavior of the I/O modules.
- In STEP 7 V5.1 or higher, all project data on suitable Memory Cards.
Serial Number

As from Version 5 the memory cards have a serial number. This serial number is listed in INDEX 8 of the SZL Parts List W#16#xy1C. The parts list can be read out using the SFC 51 "RDSYSST".

You can determine the following when you read the serial number into your user program:
The user program can only be started when a specific memory card is inserted in the CPU. This protects against unauthorized copying of the user program, similar to a dongle.

See also

Overview of the memory concept of S7-400 CPUs (Page 8-1)
2.8 Use of the Memory Cards

Types of Memory Cards for S7-400

Two types of memory card are used in the S7-400:

- RAM cards
- Flash cards (FEPROM cards)

Note

Parameters which determine the behavior of the CPU Non-Siemens memory cards cannot be used in the S7-400.

Which Type of Memory Card Should Be Used?

Whether you use a RAM card or a flash card depends on how you intend to use the memory card.

Table 2-11 Types of Memory Cards

<table>
<thead>
<tr>
<th>If you ...</th>
<th>Then ...</th>
</tr>
</thead>
<tbody>
<tr>
<td>Want to store the data in RAM and edit your program in RUN,</td>
<td>Use a RAM card</td>
</tr>
<tr>
<td>Want to store your user program permanently on the memory card, even with power removed (without backup or outside the CPU),</td>
<td>Use a Flash card</td>
</tr>
</tbody>
</table>

RAM card

To use a RAM card and load the user program, you must insert it into the CPU slot. The user program is loaded with the help of the programming device (PG).

You can load the entire user program or individual elements such as FBs, FCs, OBs, DBs, or SDBs to the load memory in when the CPU is in STOP mode or RUN.

All data on the RAM Card are lost when you remove it from the CPU. The RAM card does not have a built-in backup battery.

If the power supply has a functioning backup battery or an external backup voltage is supplied to the CPU via the "EXT. BATT." socket, the contents of the RAM card are retained after power is switched off, provided the RAM card stays in the CPU and the CPU stays in the rack.

Flash Card

You have two options of loading the user program when using a flash card:
Option 1:

1. Set the CPU mode switch to the STOP state with the mode selector switch.
2. Insert the flash card into the CPU.
3. Perform a memory reset.
4. Load the user program with the STEP 7 command "PLC -> Download User Program to Memory Card".

Option 2:

1. Load the user program to the flash card when the programming device / programming adapter is offline.
2. Insert the flash card into the CPU.

You can only reload the full user program using the Flash card. You can load smaller program sections into the integrated load memory on the CPU using the programming device. In the case of extensive program changes, you must always reload the Flash card with the full user program.

The Flash card does not require a backup voltage, that is, the information stored on it is retained even when you remove the Flash card from the CPU or if you operate your S7-400 system without a buffering function (without backup battery in the power supply module or "EXT. BATT." socket of the CPU).

Which Memory Card Capacity Should Be Used?

The capacity of the required memory card is based on the size of the user program and amount of system data.

To optimize utilization of work memory (code and data) on your CPU, you should expand the load memory of the CPU with a memory card which has at least the same capacity as the work memory.

Changing the Memory Card

To change the memory card:

1. Set the CPU to STOP.
2. Remove the memory card.

Note

If you remove the memory card, the CPU requests a memory reset in a 3-sec sequence, which is indicated by the flashing STOP LED. This sequence cannot be influenced by error OBs.

3. Insert the "new" memory card in the CPU.
4. Reset the CPU memory.
2.9 Multipoint Interface (MPI)

Availability

All the CPUs of the S7-400 feature an MPI interface.

Connectable Devices

You can connect the following stations to the MPI, for example:

- Programming devices (PG/PC)
- Control and monitoring devices (OPs and TDs)
- Additional SIMATIC S7 PLCs

Some devices use the 24 VDC power supply of the interface. This voltage is provided at the MPI interface connected to a reference potential.

Programming Device/OP -> CPU Communication

A CPU is capable of maintaining several simultaneous online connections. Only one of these connections is reserved as default connection for a programming device, and a second for the OP/ control and monitoring device.

For CPU-specific information on the number of connection resources of connectable OPs, refer to the Technical Specifications.

Time synchronization By Using MPI

Time synchronization is possible by using the MPI interface of the CPU. The CPU can be master or slave.

CPU-CPU Communication

There are three types of CPU-CPU communication:

- Data transfer by means of S7 basic communication
- Data transfer by means of S7 communication
- Data transfer by means of global data communication

For further information, refer to the Programming with STEP 7 manual.

Connectors

Always use bus connectors with the oblique cable outlet for PROFINET DP or PG cables used to connect devices to the MPI (see the manual S7-400 Automation System, Hardware and Installation).
MPI interface as a PROFIBUS DP interface

You can also configure the MPI interface for operation as a PROFIBUS DP interface. To do so, you can reconfigure the MPI interface under STEP 7 in HW Config. You can use this to set up a DP line consisting of up to 32 slaves.

Reference

You can find information about planning time synchronization in the manual *Process Control System PCS7: Safety Concept.*
2.10 PROFIBUS DP Interface

Availability

CPUs with a "PN" name suffix are equipped with a PROFINET DP interface as a plug-in module. To be able to use this interface, you must first configure it in HW Config and then load the configuration in the CPU.

Connectable Devices

The PROFIBUS DP interface is used to build up a PROFIBUS master system or to connect PROFIBUS IO devices.

You can connect any compliant DP slave to the PROFIBUS DP interface.

Here, the CPU is operated either as a DP master or a DP slave which is connected via PROFIBUS DP field bus to the passive slave stations or other DP masters.

Some devices use the 24 VDC power supply of the interface. This voltage is provided at the PROFIBUS DP interface connected to a reference potential.

Connectors

Always use the bus connector for PROFIBUS DP or PROFIBUS cables used to connect devices to the PROFIBUS DP interface (see the manual S7-400 Automation System, Hardware and Installation).

Time synchronization Using PROFIBUS

As the time master, the CPU sends synchronization message frames to the PROFIBUS to synchronize further stations.

As the time slave, the CPU receives the CPU synchronization message frames from other time masters. One of the following devices can be a time master:

- A CPU 41x with internal PROFIBUS interface
- A CPU 41x with external PROFIBUS interface, for example CP 443-5
- A PC with a CP 5613 or CP 5614

Reference

You can find information about planning time synchronization in the manual Process Control System PCS7; Safety Concept.
2.11 PROFINET (PN) interface

Availability

CPUs with a "PN" name suffix feature an ETHERNET interface with PROFINET functionality.

Assigning an IP Address

You have the following options to assign an IP address to the Ethernet interface:
1. With the SIMATIC Manager command "PLC -> Edit Ethernet Node".
2. With the CPU properties in HW Config. Then download the configuration to the CPU.

Devices Capable of PROFINET (PN) Communication

- Programming device/PC with Ethernet network card and TCP protocol
- Active network components (Scalance X200, for example)
- S7-300 / S7-400 with Ethernet CP (for example, CPU 416-2 with CP 443-1)
- PROFINET IO devices (for example, IM 151-3 PN in an ET 200S)
- PROFINET CBA components

Connectors

Use only 2 x RJ45 connectors (2-port switch) to connect devices to the PROFINET interface.

Time Synchronization Using PROFINET

Time synchronization in the NTP procedure The CPU is an NTP client in this case.

Reference

- For instructions on how to configure the integrated PROFINET interface, refer to the manual S7-400 Automation System, Hardware and Installation.
- For further information on PROFINET, refer to PROFINET System Description
- Component Based Automation, Commissioning SIMATIC iMap Systems - Tutorial, Article ID 18403908
- Further information about PROFINET: http://www.profnet.com
2.12 Overview of the parameters for the S7-400 CPUs

Default Values

When shipped all parameters are set to default values. These defaults are suitable for a whole range of standard applications, in other words, an S7-400 can be used immediately without requiring any further settings.

You can define CPU-specific default values using the "HW Config" tool in STEP 7.

Parameter Fields

The behavior and properties of the CPU are specified in the parameters that are stored in system data blocks. The CPUs have a defined initial default status. You can modify this default status by changing the parameters in HW Config.

The list below provides an overview of the selectable system properties of the CPUs.

- General properties, for example, the CPU name
- Startup, for example, enabling hot restarts
- Synchronous cycle interrupts
- Cycle/clock memory (e.g. scan cycle monitoring time)
- Retentivity, meaning the number of flags, timers and counters that are retained during a restart
- Memory, for example local data

**Note:** If you change the work memory allocation by modifying parameters, this work memory is reorganized when you load system data to the CPU. The result of this is that data blocks that were created with SFC are deleted, and the remaining data blocks are assigned initial values from the load memory.

The usable size of the working memory for logic or data blocks is changed when loading the system data if you change the following parameters:

- Size of the process image, byte-oriented; in the "Cycle/Clock Memory" tab
- Communication resources in the "Memory" tab
- Size of the diagnostic buffer in the "Diagnostics/Clock" tab
- Number of local data for all priority classes in the "Memory" tab
• Assignment of interrupts, hardware interrupts, time-delay interrupts and asynchronous
  error interrupts to the priority classes
• Time-of-day interrupts, for example start, interval duration and priority
• Cyclic interrupts, for example priority, interval duration
• Diagnostics/clock, for example time-of-day synchronization
• Protection levels
• Web

**Note**

16 memory bytes and 8 counters are set to retentive in the default settings, in other
words, they are not deleted when the CPU is restarted.

**Parameter Assignment Tool**

You can set the individual CPU parameters using "Hardware Configuration" in STEP 7.

**Note**

If you make changes to the existing settings of the following parameters, the operating
system initializes the same setting as for a cold restart.
• Size of the process image of the inputs
• Size of the process image of the outputs
• Size of the local data
• Number of diagnostic buffer entries
• Communication resources

This involves the following initializations:
– Data blocks are initialized with the load values.
– Memory bits, timers, counters, inputs and outputs are deleted regardless of the retentivity
  setting (0).
– DBs generated by SFC are deleted
– Permanently configured, base communication connections are terminated
– All run levels are initialized.
3.1 Web Server

Reading Out Information About the Web Server

The web server can be used to read the following information out of the CPU:

- Start page with general CPU information
  - Module name
  - Module type
  - Hardware order number
  - Hardware release version
  - Firmware release version
  - Plant identifier
  - Mode
  - Status
  - Mode selector switch setting

- Contents of the diagnostics buffer

- Messages (message state ALARM_S, ALARM_SQ, ALARM_D, ALARM_DQ) without acknowledgement possibility

- Information about Industrial Ethernet
  - Ethernet MAC address
  - IP address
  - IP subnet address
  - Default router
  - Auto Negotiation Mode ON/OFF
  - Number of packages sent/received
  - Number of faulty packages sent/received
  - 10 Mbps or 100 Mbps full duplex
  - Link status
Activating Web Server

The web server is activated in its factory state. It is deactivated in HW Config with its basic configuration. You can activate the web server in HW Config with the command "CPU -> Object Properties -> Web".

Web Access on the CPU

Proceed as follows to access the web server:

1. Connect the programming device/PC via the Ethernet interface with the CPU.
2. Open the Web browser (for example, the Internet Explorer).

Enter the IP address of the CPU in the "Address" field of the web browser in the form http://a.b.c.d.

The start page of the CPU opens. From the start page you can navigate to further information.

You can also access the web server using a PDA. Use the address format http:\a.b.c.d/basic for this access.

Display Languages

You can select 2 of the following 5 languages for the display of the alarm texts and of the diagnostic buffer. However, you can only select the languages in which you have installed STEP 7.

- German
- English
- French
- Spanish
- Italian

Selecting Display Languages

Select the display languages in HW Config under "CPU -> Object Properties -> Web".

If you configure message texts for the message blocks AlarmS/SQ and AlarmD/DQ, you have to compile the HW Config again afterwards.

Safety

The web server by itself does not provide any security. Protect your web-compatible CPUs against unauthorized access by means of a firewall.

Timeliness of the Display

The information displayed by the web server is static, in other words, the display is not updated. However, you can see the most recent data when you print out the information.
3.2 Multicomputing

3.2.1 Fundamentals

Multicomputing Mode

Multicomputing mode is the simultaneous operation of several (maximum 4) CPUs with Multicomputing capability in a central controller of the S7-400.

The CPUs involved automatically change their modes synchronized with each other; the CPUs start up together and change to STOP together. The user program on each CPU runs independently of the user programs on the other CPUs. This allows control tasks to be performed simultaneously.

Racks Suitable for Multicomputing

The following racks are suitable for multicomputing:

- UR1 and UR2
- UR2-H, multicomputing with several CPUs is possible only if the CPUs are in the same subdevice.
- CR3, since the CR3 has only 4 slots, multicomputing is possible only with two CPUs.

Difference Compared with Operation in a Segmented Rack

In the CR2 segmented rack (physically segmented, cannot be set using parameters), only one CPU per segment is permitted. This is, however, not multicomputing. The CPUs in the segmented rack each form an independent subsystem and behave like individual processors. There is no common logical address space.

Multicomputing is not possible in the segmented rack (see also S7-400 Automation System, Hardware and Installation).

Uses

There are benefits in using multicomputing in the following situations:

- When your user program is too large for one CPU and memory starts running short, distribute your program on several CPUs.
- When a particular part of your plant needs to be processed quickly, separate the relevant program section from the overall program and run this part on a separate “fast” CPU.
- When your plant consists of several parts with a clear demarcation between them so that they can be controlled relatively independently, process plant part 1 on CPU1, plant part 2 on CPU2 etc.
Example

The following figure shows an automation system operating in multicomputing mode. Each CPU can access the modules assigned to it (FM, CP, SM).

Figure 3-1  Example of multicomputing
3.2.2 Special Features at Multicomputing

Slot Rules

In multicomputing mode, up to four CPUs can be inserted in one central controller (CC) in any order.

Bus Connection

All the CPUs can be reached from the programming device if a corresponding configuration exists by means of the MPI interface or the PROFIBUS DP interface.

Behavior during Startup and Operation

During startup, the CPUs involved in multicomputing automatically check whether they can synchronize themselves. Synchronization is possible only in the following situations:

- When all the configured and only the configured CPUs are inserted and ready to operate.
- When correct configuration data were created with STEP 7 and were downloaded to the plugged CPUs.

If one of these conditions is not met, the event with ID 0x49A4 is entered in the diagnostic buffer. You will find explanations of the event IDs in the reference help on standard and system functions.

When exiting the STOP mode, there is a comparison of the types of startup COLD RESTART/WARM RESTART/HOT RESTART. If the types of startup are different, the CPUs do not change to RUN.

Address and Interrupt Assignment

In multicomputing, the individual CPUs can access the modules assigned to them during configuration with STEP 7. The address area of a module is always assigned “exclusively” to one CPU.

In particular, this means that every module with interrupt capability is assigned to a CPU. Interrupts triggered by such a module cannot be received by the other CPUs.

Interrupt Processing

The following applies to interrupt processing:

- Hardware interrupts and diagnostic interrupts are sent to only one CPU.
- If a module fails or is removed/inserted, the interrupt is processed by the CPU to which the module was assigned during parameter assignment with STEP 7.

  Exception: A remove/insert interrupt triggered by a CP reaches all CPUs even if the CP was assigned to one CPU during configuration with STEP 7.

- If a rack fails, OB86 is called on every CPU; in other words, it is also called on the CPUs to which no module in the failed rack was assigned.

For more detailed information on OB86, refer to the reference help on organization blocks.
3.2 Multicomputing

Number of I/Os

The number of I/Os of an automation system in multicomputing mode corresponds to the number of I/Os of the CPU with the most resources. The configuration limits for the specific CPU or specific DP master must not be exceeded in the individual CPUs.

3.2.3 Multicomputing interrupt

Principle

Using the multicomputing interrupt (OB60), you can synchronize the CPUs involved in multicomputing to an event. In contrast to the hardware interrupts that are triggered by signal modules, the multicomputing interrupt can only be output by CPUs. The multicomputing interrupt is triggered by calling SFC35 "MP_ALM".

For more detailed information, refer to the System Software for S7-300/400, System and Standard Functions.

3.2.4 Configuring and programming multicomputing mode

Reference

For information on the procedure for configuring and programming CPUs and modules, refer to the Configuring Hardware and Connections with STEP 7.
3.3 System modifications during operation

3.3.1 Basics

Overview

The option of making system changes using CiR (Configuration in RUN), makes it possible to implement certain configuration changes in RUN. Processing of the process is held for a short period of time. The upper limit of this period of time is set to 1 s as default but can be changed by the user. During this time, process inputs retain their last value (see also "Modifying the System during Operation via CiR" manual).

You can download this manual free of charge from the Internet at the following address: http://www.siemens.com/automation/service&support

System modifications during operation with CiR can be made in plant sections with distributed I/O. Such changes are only possible with the configuration as shown in the figure below. To ensure clarity, we assume a single DP master system and a single PA master system. These restrictions do not, however, exist in reality.

Figure 3-2 Overview: System structure for system modifications during operation
3.3 System modifications during operation

3.3.2 Hardware requirements

Hardware requirements for system modifications during operation

To be able to make system modifications during operation, the following hardware requirements must be met during commissioning:

- If you want to make system changes to a DP master system with an external DP master (CP 443-5 extended) during operation, this must have at least firmware version V5.0.
- If you want to add modules to an ET 200M: Use of the IM 153-2 as of MLFB 6ES7153-2BA00-0XB0 or the IM 153-2FO as of MLFB 6ES7 153-2BB00-0XB0. You must also set up the ET 200M with active bus elements and adequate free space for the planned expansion. The ET 200M must not be linked as a DPV0 slave (using a GSD file).
- If you want to add entire stations: Reserve the necessary bus connectors, repeaters etc.
- If you want to add PA slaves (field devices): Use of the IM 157 as of MLFB 6ES7157-0AA82-0XA00 in the appropriate DP/PA-Link.
- Use of the CR2 rack is not permitted.
- The use of one or more of the modules listed below within a station in which you want to make system changes during operation with CiR is not permitted. CP 444, IM 467.
- No multicomputing
- No isochronous operation in the same DP master system

Note

You can mix components that are compliant with system changes during operation and those that are not (with the exception of the modules excluded above). You can, however, only make modifications to CiR-compliant components.
3.3.3 Software requirements

Software Requirements for System Modifications during Operation

To be able to make configuration changes in RUN, the user program must meet the following requirement: It must be written so that, for example, station failures, module faults or timeouts do not cause the CPU to change to STOP.

The following OBs must be available on your CPU:

- Hardware interrupt OBs (OB 40 to OB 47)
- Time jump OB (OB80)
- Diagnostic interrupt OB (OB82)
- Remove/insert OB (OB83)
- CPU hardware fault OB (OB84)
- Program execution error OB (OB85)
- Rack failure OB (OB86)
- I/O access error OB (OB122)
3.3 System modifications during operation

3.3.4 Permitted system modifications

Overview

During operation, you can make the following system modifications:

- Add modules to the ET 200M modular DP slave provided that you have not linked it as a DPV0 slave (using a GSD file).
- Change the parameter assignment of ET 200M modules, for example, setting different limits or using previously unused channels.
- Use previously unused channels in a module or submodule in the ET 200M, ET 200S, ET 200iS modular slaves.
- Add DP slaves to an existing DP master system.
- Add PA slaves (field devices) to an existing PA master system.
- Add DP/PA couplers downstream from an IM157.
- Add PA-Links (including PA master systems) to an existing DP master system.
- Assign added modules to a process image partition.
- Reassign parameters for existing ET 200M stations (standard modules and fail-safe signal modules in standard mode).
- Reversing changes: Added modules, submodules, DP slaves and PA slaves (field devices) can be removed again.

Note

If you want to add or remove slaves or modules or modify the existing process image partition assignment, this is possible in a maximum of four DP master systems.

All other modifications not specifically permitted above are not permitted during operation and are not discussed further here.
3.4 Resetting the CPU to the factory state

Factory state of the CPU

A memory reset is performed when you reset the CPU to its factory state and the properties of the CPU are set to the following values:

Table 3-1  Properties of the CPU in the factory state

<table>
<thead>
<tr>
<th>Properties</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPI address</td>
<td>2</td>
</tr>
<tr>
<td>MPI transmission rate</td>
<td>187.5 Kbps</td>
</tr>
<tr>
<td>Contents of the diagnostics buffer</td>
<td>Empty</td>
</tr>
<tr>
<td>IP parameters</td>
<td>None</td>
</tr>
<tr>
<td>Operating hours counters</td>
<td>0</td>
</tr>
<tr>
<td>Date and time</td>
<td>01.01.94, 00:00:00</td>
</tr>
</tbody>
</table>

Procedure

Proceed as follows in order to reset a CPU to the factory state:

1. Switch off the supply voltage.
2. If a memory card is inserted in the CPU, always remove the memory card.
3. Hold the toggle switch in the MRES setting and switch the supply voltage on again.
4. Wait until LED pattern 1 from the subsequent overview is displayed.
5. Release the toggle switch, set it back to MRES within 3 seconds and hold it in this position. After approx. 4 seconds all the LEDs light up.
6. Wait until LED pattern 2 from the subsequent overview is displayed. This LED pattern lights up for approximately 5 seconds. During this period you can abort the resetting procedure by releasing the toggle switch.
7. Wait until the LED pattern 3 from the subsequent overview is displayed and release the toggle switch again.

The CPU is now reset to the factory state. It starts without buffering and changes to the STOP mode. The event "Reset to factory setting" is entered in the diagnostic buffer.
LED Patterns during CPU Reset

While you are resetting the CPU to the factory state, the LEDs light up consecutively in the following LED patterns:

Table 3-2 LED patterns

<table>
<thead>
<tr>
<th>LED</th>
<th>LED pattern 1</th>
<th>LED pattern 2</th>
<th>LED pattern 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTF</td>
<td>F 0.5 Hz</td>
<td>F 0.5 Hz</td>
<td>H</td>
</tr>
<tr>
<td>EXTF</td>
<td>D</td>
<td>D</td>
<td>D</td>
</tr>
<tr>
<td>BUSxF</td>
<td>D</td>
<td>D</td>
<td>D</td>
</tr>
<tr>
<td>FORCE</td>
<td>F 0.5 Hz</td>
<td>D</td>
<td>D</td>
</tr>
<tr>
<td>IFMxF</td>
<td>D</td>
<td>D</td>
<td>D</td>
</tr>
<tr>
<td>RUN</td>
<td>F 0.5 Hz</td>
<td>D</td>
<td>D</td>
</tr>
<tr>
<td>STOP</td>
<td>F 0.5 Hz</td>
<td>D</td>
<td>D</td>
</tr>
</tbody>
</table>

D = LED is dark; L = LED lights up; F = LED flashing with the specified frequency
3.5 Updating firmware online

Basic Procedure
To update the firmware of a CPU, you receive the four files (*.UPD) containing the current firmware. Load these files in the CPU. You do not need a memory card to perform an online update.

Requirement
The CPU whose firmware you want to update must be available online, for example, via Profibus, MPI or Industrial Ethernet. The files containing the current firmware version must be available in the PG/PC file system. A folder may contain only the files of one firmware version.

Note
Use Industrial Ethernet if possible to update the firmware of your CPU. Depending on the configured transmission rate, updating via MPI or DP may take considerably more time.

Procedure
Proceed as follows to update the firmware of a CPU:
1. Open the station containing the CPU you want to update.
2. Select the CPU.
3. Select the menu command "PLC > Update Firmware".
4. In the "Update Firmware" dialog, select the path to the firmware update files (*.UPD) using the "Browse" button.
   After you selected a file, the information in the lower fields of the "Update Firmware" dialog box shows you the modules for which the file is suited and the specific firmware version.
5. Click "Run."

STEP 7 verifies that the selected file can be interpreted by the CPU and then downloads the file to the CPU. If this requires changing the operating state of the CPU, you will be asked to perform these tasks in the relevant dialog boxes.
3.6 Reading out service data

Requirement
To use this function, you must install STEP 7, version 5.3 or higher.

Use Case
In a service situation in which you need to call Customer Support, it is possible that Customer Support will need special information about the status of a CPU in your system for diagnostic purposes. This information is stored in the diagnostic buffer and in the actual service data.

You can read this information with the menu command "PLC > Save Service Data" and save it in two files. You can then send this to Customer Support.

Note the following:
- Save the service data directly after a CPU changes to STOP mode if possible.

You specify the path and the file name under which the service data are stored are specified when the information is the read.

Procedure
1. Select the respective CPU with the menu command "SIMATIC Manager > Accessible Nodes".
2. Select the menu command "PLC > Save Service Data". A dialog box opens in which you specify the storage location and name of the two files.
3. Save the file.
4. If requested, send the files to Customer Support.
Communication

4.1 interfaces

4.1.1 Multi-Point Interface (MPI)

Availability

The MPI/DP interface of an S7-400 CPU in the factory state is set as an MPI interface with an address of 2.

Properties

The MPI represents the CPU interface for PG/OP connections or for communication on an MPI subnet.

The preset transmission rate for all CPUs is 187.5 Kbps. The maximum transmission rate is 12 Mbps.

The CPU automatically broadcasts its configured bus parameters via the MPI interface (the baud rate, for example). A programming device, for example, can thus receive the correct parameters and automatically connect to a MPI subnet.

Note

In runtime, you may only connect programming devices to an MPI subnet. Other stations, such as OP or TP, should not be connected to the MPI subnet in runtime. Otherwise, transferred data might be corrupted due to interference pulses or global data packages may be lost.

Time synchronization

Time synchronization is possible by using the MPI interface of the CPU. The CPU can be master or slave.
4.1 interfaces

MPI Interface as a PROFIBUS DP Interface

You can also configure the MPI interface for operation as a PROFIBUS DP interface. To do so, you can reconfigure the MPI interface under STEP 7 in HW Config. You can use this to set up a DP line consisting of up to 32 slaves.

Devices capable of MPI communication

- PG/PC
- OP/TP
- S7-300 / S7-400 with MPI interface
- S7-200 only with 19.2 Kbps and 187.5 Kbps

4.1.2 PROFIBUS DP

Availability

CPUs with a "PN" name suffix are equipped with a PROFINET DP interface as a plug-in module. To be able to use this interface, you must first configure it HW Config and then load the configuration in the CPU.

A CPU with MPI/DP interface is supplied with a default MPI configuration. You need to set DP mode in STEP 7 if you want to use the DP interface.

Properties

The PROFIBUS DP interface is mainly used to connect distributed I/O. You can configure the PROFIBUS DP interface as master or slave. It allows a transmission rate of up to 12 Mbps.

The CPU broadcasts its bus parameters, such as the transmission rate, via the PROFIBUS DP interface when master mode is set. A programming device, for example, can thus receive the correct parameters and automatically connect to a PROFIBUS subnet.

Note

For DP interface in slave mode only

When you disable the Commissioning / Debug mode / Routing check box in the DP interface properties dialog in STEP 7, all user-specific transmission rate settings will be ignored, and the transmission rate of the master is automatically set instead. This disables the routing function at this interface.
Time synchronization via PROFIBUS DP

As the time master, the CPU sends synchronization message frames to the PROFIBUS to synchronize further stations.

As the time slave, the CPU receives the CPU synchronization message frames from other time masters. One of the following devices can be a time master:

- A CPU 41x with internal PROFIBUS interface
- A CPU 41x with external PROFIBUS interface, for example CP 443-5
- A PC with a CP 5613 or CP 5614

Devices capable of PROFIBUS DP communication

The PROFIBUS DP interface is used to build up a PROFIBUS master system or to connect PROFIBUS IO devices.

The following devices can be connected to the PROFIBUS DP interface:

- PG/PC
- OP/TP
- PROFIBUS DP slaves
- PROFIBUS DP master

Here, the CPU is operated either as a DP master or a DP slave which is connected via PROFIBUS DP field bus to the passive slave stations or other DP masters.

Some devices use the 24 VDC power supply of the interface. This voltage is provided at the PROFIBUS DP interface connected to a reference potential.

Reference

Further information on PROFIBUS: [http://www.profibus.com](http://www.profibus.com)
4.1.3 PROFINET

Availability

CPUs with a "PN" name suffix feature an ETHERNET interface with PROFINET functionality.

Assigning an IP Address

You have the following options to assign an IP address to the Ethernet interface:
1. With the SIMATIC Manager command "PLC -> Edit Ethernet Node".
2. With the CPU properties in HW Config. Then download the configuration to the CPU.

Devices Capable of PROFINET (PN) Communication

- Programming device/PC with Ethernet network card and TCP protocol
- Active network components (Scalance X200, for example)
- S7-300 / S7-400 with Ethernet CP (for example, CPU 416-2 with CP 443-1)
- PROFINET IO devices (for example, IM 151-3 PN in an ET 200S)
- PROFINET CBA components

Connectors

Use only 2 x RJ45 connectors (2-port switch) to connect devices to the PROFINET interface.

Properties of the PROFINET Interface

<table>
<thead>
<tr>
<th>Properties and protocols</th>
<th>PROFINET I/O</th>
<th>PROFINET CBA</th>
</tr>
</thead>
<tbody>
<tr>
<td>IEC 61784-2, Conformance Class A, B and C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Open block communication via</td>
<td></td>
<td></td>
</tr>
<tr>
<td>- TCP ISO</td>
<td></td>
<td></td>
</tr>
<tr>
<td>- UDP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>- ISO on TCP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>- S7 communication</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Programming device functions</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SNMP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Time synchronization in the NTP procedure</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## Communication

### 4.1 interfaces

<table>
<thead>
<tr>
<th>Properties</th>
<th>2 x RJ45</th>
</tr>
</thead>
<tbody>
<tr>
<td>Connector design</td>
<td>Switch with 2 ports</td>
</tr>
<tr>
<td></td>
<td>Switch with Store and Forward procedures</td>
</tr>
<tr>
<td>Transmission speed</td>
<td>Max. 10/100 Mbps</td>
</tr>
<tr>
<td></td>
<td>Autosensing</td>
</tr>
<tr>
<td></td>
<td>Autocrossing</td>
</tr>
<tr>
<td></td>
<td>Autonegotiation</td>
</tr>
<tr>
<td>Media</td>
<td>Twisted Pair Cat5</td>
</tr>
</tbody>
</table>

### Note

**Networking PROFINET Components**

Full duplex mode with 100 Mbps is mandatory for PROFINET IO.

### Reference

- For further information on PROFINET, refer to *PROFINET System Description*
- For detailed information about Ethernet networks, network configuration and network components refer to the *SIMATIC NET Manual: Twisted-Pair and Fiber Optic Networks*, available under article ID 8763736 at [http://support.automation.siemens.com](http://support.automation.siemens.com).
- *Component Based Automation, Commissioning SIMATIC iMap Systems - Tutorial*, Article ID 18403908

Further information about PROFINET: [http://www.profinet.com](http://www.profinet.com)
4.2 Communication services

4.2.1 Overview of communication services

Overview

Table 4-1 Communication services of the CPUs

<table>
<thead>
<tr>
<th>Communication service</th>
<th>Functionality</th>
<th>Assignment of S7 connection resources</th>
<th>via MPI</th>
<th>via DP</th>
<th>via PN/IE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Programming device communication</td>
<td>Commissioning, test, diagnostics</td>
<td>Yes</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>OP communication</td>
<td>Operator control and process monitoring</td>
<td>Yes</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>S7 basic communication</td>
<td>Data exchange</td>
<td>Yes</td>
<td>X</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>S7 communication</td>
<td>Data exchange in server and client mode: Configuration of communication required.</td>
<td>Yes</td>
<td>Only in server mode</td>
<td>Only in server mode</td>
<td>X</td>
</tr>
<tr>
<td>Global data communication</td>
<td>Cyclic data communication (for example, flag bits)</td>
<td>No</td>
<td>X</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>Routing PG functions</td>
<td>for example testing, diagnostics across networks</td>
<td>Yes</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>PROFIBUS DP</td>
<td>Data communication between master and slave</td>
<td>No</td>
<td>–</td>
<td>X</td>
<td>–</td>
</tr>
<tr>
<td>PROFINET CBA</td>
<td>Data communication by means of component based communication</td>
<td>No</td>
<td>–</td>
<td>–</td>
<td>X</td>
</tr>
<tr>
<td>PROFINET IO</td>
<td>Data communication between IO controllers and the IO devices</td>
<td>No</td>
<td>–</td>
<td>–</td>
<td>X</td>
</tr>
<tr>
<td>Web server</td>
<td>Diagnostics</td>
<td>No</td>
<td>–</td>
<td>–</td>
<td>X</td>
</tr>
<tr>
<td>SNMP (Simple Network Management Protocol)</td>
<td>Standard protocol for network diagnostics and configuration</td>
<td>No</td>
<td>–</td>
<td>–</td>
<td>X</td>
</tr>
<tr>
<td>Open communication by means of TCP/IP</td>
<td>Data exchange via Industrial Ethernet with TCP/IP protocol (with loadable FBs)</td>
<td>Yes</td>
<td>–</td>
<td>–</td>
<td>X</td>
</tr>
<tr>
<td>Open communication by means of ISO on TCP</td>
<td>Data exchange via Industrial Ethernet with ISO-on-TCP protocol (with loadable FBs)</td>
<td>Yes</td>
<td>–</td>
<td>–</td>
<td>X</td>
</tr>
<tr>
<td>Open communication by means of UDP</td>
<td>Data communication via Industrial Ethernet with UDP protocol (with loadable FBs)</td>
<td>Yes</td>
<td>–</td>
<td>–</td>
<td>X</td>
</tr>
</tbody>
</table>

Connection resources In the S7-400

The components of the S7-400 have a number of connection resources depending on the module.
4.2 Communication services

4.2.2 PG communication

Properties

Programming device communication is used to exchange data between engineering stations (PG, PC, for example) and SIMATIC modules which are capable of communication. This service is available for MPI, PROFIBUS and Industrial Ethernet subnets. Routing between subnets is also supported.

You can use the programming device communication for the following actions:

- Loading programs and configuration data
- Performing tests
- Evaluating diagnostic information

These functions are integrated in the operating system of SIMATIC S7 modules.

A CPU can maintain several simultaneous online connections to one or multiple programming devices.

4.2.3 OP communication

Properties

OP communication is used to exchange data between HMI stations, such as WinCC, OP, TP and SIMATIC modules which are capable of communication. This service is available for MPI, PROFIBUS and Industrial Ethernet subnets.

You can use the OP communication for operator control, monitoring and alarms. These functions are integrated in the operating system of SIMATIC S7 modules. A CPU can maintain several simultaneous connections to one or several OPs.
4.2 Communication services

4.2.4 S7 basic communication

Properties

S7-based communication is used to exchange data between S7 CPUs and the communication-capable SIMATIC modules within an S7 station (acknowledged data communication). The service is available via MPI subnet, or within the station to function modules (FM).

You do not need to configure connections for basic S7 communication. The integrated communication functions are called via SFCs in the user program.

SFCs for the Basic S7 Communication

The following SFCs are integrated in the operating system of the S7-400 CPUs:

Table 4-2 SFCs for the Basic S7 Communication

<table>
<thead>
<tr>
<th>Block</th>
<th>Block name</th>
<th>Brief description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SFC 65</td>
<td>X_SEND</td>
<td>Secure transmission of a data block to the communication partner.</td>
</tr>
<tr>
<td>SFC 66</td>
<td>X_RCV</td>
<td></td>
</tr>
<tr>
<td>SFC 67</td>
<td>X_GET</td>
<td>Reading variables from a communication partner</td>
</tr>
<tr>
<td>SFC 68</td>
<td>X_PUT</td>
<td>Writing variables to a communication partner</td>
</tr>
<tr>
<td>SFC 69</td>
<td>X_ABORT</td>
<td>Cancellation of an established connection with transmission of data</td>
</tr>
<tr>
<td>SFC 72</td>
<td>I_GET</td>
<td>Reading variables from a communication partner</td>
</tr>
<tr>
<td>SFC 73</td>
<td>I_PUT</td>
<td>Writing variables to a communication partner</td>
</tr>
<tr>
<td>SFC 74</td>
<td>I_ABORT</td>
<td>Cancellation of an established connection with transmission of data</td>
</tr>
</tbody>
</table>

Reference

- Refer to the operation list to learn which SFCs are included in the operating system of a CPU.
- You can find detailed descriptions of the SFCs in the STEP 7 Online Help or System and Standard Functions reference manual.
4.2.5 S7 communication

Properties

A CPU can always operate as a server or client in S7 communication: A connection is configured permanently. The following connections are:

- One-sided configured connections (for PUT/GET only)
- Two-side configured connections (for USEND, UR CV, BSEND, BR CV, PUT, GET)

S7-400 PN CPUs provide an integrated Industrial Ethernet port on the CPU module, allowing you to use S7 communication over Industrial Ethernet without going through a communications processor (CP). Use a CP 443 for S7 communication for other S7-CPUs.

The S7-400 features integrated S7 communication services that allow the user program in the controller to initiate reading and writing of data. The S7 communication functions are called via SFBs in the user program. These functions are independent of the specific network, allowing you to program S7 communication over PROFINET, Industrial Ethernet, PROFIBUS, or MPI.

S7 communication services provide the following features:

- During system configuration, you configure the connections used by the S7 communication. These connections remain configured until you download a new configuration.
- You can establish several connections to the same partner. The number of communication partners accessible at any time is restricted to the number of connection resources available.

S7 communication allows you to transfer a block of up to 64 KB per call to the SFB. An S7-400 transfers a maximum of 4 variables per block call.
SFBs for the Basic S7 Communication

The following SFBs are integrated in the operating system of the S7-400 CPUs:

### Table 4-3 SFBs for the basic S7 communication

<table>
<thead>
<tr>
<th>Block</th>
<th>Block name</th>
<th>Brief description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SFB 8</td>
<td>USEND</td>
<td>Send data to a remote partner SFB with the type &quot;URCV&quot;</td>
</tr>
<tr>
<td>SFB 9</td>
<td>URCV</td>
<td>Receive asynchronous data from a remote partner SFB with the type &quot;UEND&quot;</td>
</tr>
<tr>
<td>SFB 12</td>
<td>BSEND</td>
<td>Send data to a remote partner SFB with the type &quot;BRCV&quot;</td>
</tr>
<tr>
<td>SFB 13</td>
<td>BRCV</td>
<td>Receive asynchronous data from a remote partner SFB with the type &quot;BSEND&quot;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>With this data transfer, a larger amount of data can be transported between the communication partners than is possible with all other communications SFBs for the configured S7 connections.</td>
</tr>
<tr>
<td>SFB 14</td>
<td>GET</td>
<td>Read data from a remote CPU</td>
</tr>
<tr>
<td>SFB 15</td>
<td>PUT</td>
<td>Write data to a remote CPU</td>
</tr>
<tr>
<td>SFB 16</td>
<td>PRINT</td>
<td>Send data to printer</td>
</tr>
<tr>
<td>SFB 19</td>
<td>START</td>
<td>Carry out a warm restart or cold start in a remote station</td>
</tr>
<tr>
<td>SFB 20</td>
<td>STOP</td>
<td>Set a remote station to STOP state</td>
</tr>
<tr>
<td>SFB 21</td>
<td>RESUME</td>
<td>Carry out a restart in a remote station</td>
</tr>
<tr>
<td>SFB 22</td>
<td>STATUS</td>
<td>Query the device status of a remote partner</td>
</tr>
<tr>
<td>SFB 23</td>
<td>USTATUS</td>
<td>Uncoordinated receiving of a remote device status</td>
</tr>
</tbody>
</table>

### Integration in STEP7

S7 communication offers communication functions through configured S7 connections. You use STEP 7 to configure the connections.

S7 connections with an S7-400 are established when loading the connection data.
4.2.6 Global data communication

Properties
Global data communication is used for cyclic exchange of global data via MPI subnets (for example, I, Q, M) between SIMATIC S7 CPUs. The data communication is unacknowledged. One CPU broadcasts its data to all other CPUs on the MPI subnet.

The integrated communication functions are called via SFCs in the user program.

SFCs for the Global Data Communication

The following SFCs are integrated in the operating system of the S7-400 CPUs:

<table>
<thead>
<tr>
<th>Block</th>
<th>Block name</th>
<th>Brief description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SFC 60</td>
<td>GD_SEND</td>
<td>Collect and send data of a GD packet</td>
</tr>
<tr>
<td>SFC 61</td>
<td>GD_REC</td>
<td>Fetch data of an arrived GD message frame and enter it in the receive GD packet.</td>
</tr>
</tbody>
</table>

Reduction ratio

The reduction ratio specifies the cyclic intervals for GD communication. You set the reduction ratio when you configure global data communication in STEP 7. For example, if you set a reduction ratio of 7, global data communication is performed every 7th cycle. This reduces the load on the CPU.

Send and Receive Conditions

Meet the following conditions for communication via GD circuits:

- For the transmitter of a GD packet:
  \[
  \text{Reduction ratio}_{\text{transmitter}} \times \text{cycle time}_{\text{transmitter}} \geq 60 \text{ ms}
  \]

- For the receiver of a GD packet:
  \[
  \text{Reduction ratio}_{\text{receiver}} \times \text{cycle time}_{\text{receiver}} < \text{Reduction ratio}_{\text{transmitter}} \times \text{cycle time}_{\text{transmitter}}
  \]

A GD packet may be lost if you do not adhere to these conditions. The reasons being:

- The performance of the "smallest" CPU in the GD circuit
- Transmission and reception of global data is performed asynchronously at the stations.

When setting in STEP 7: “Transmit after each CPU cycle”, and the CPU has a scan cycle time < 60 ms, the operating system might overwrite a GD packet of the CPU before it is transmitted. The loss of global data is indicated in the status box of a GD circuit, if you set this function in your STEP 7 configuration.
GD resources of the CPUs

Table 4-5  GD resources of the CPUs

<table>
<thead>
<tr>
<th>Parameters</th>
<th>CPU 414-3 PN/DP</th>
<th>CPU 416-3 PN/DP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of GD circuits per CPU</td>
<td>Max. 8</td>
<td>Max. 16</td>
</tr>
<tr>
<td>GD packets transmitted by all GD circuits</td>
<td>Max. 8</td>
<td>Max. 16</td>
</tr>
<tr>
<td>GD packets received by all GD circuits</td>
<td>Max. 16</td>
<td>Max. 32</td>
</tr>
<tr>
<td>Data length per GD packet</td>
<td>Max. 54 bytes</td>
<td>Max. 54 bytes</td>
</tr>
<tr>
<td>Consistency</td>
<td>1 variable</td>
<td>1 variable</td>
</tr>
</tbody>
</table>
4.2.7 Routing

Properties
You can access other stations on other subnets with the programming device / PC of your S7 stations. You can use this for the following actions:

- Downloading user programs
- Downloading a hardware configuration
- Performing testing and diagnostics functions

Note
If you use your CPU as I-slave, the routing function is only possible when the DP interface is switched to active. In STEP 7, set the Test, Commission Routing check box in the properties dialog of the DP interface. For detailed information, refer to the Programming with STEP 7 manual, or directly to the STEP 7 Online Help.

Requirements

- The station modules are "capable of routing" (CPUs or CPs).
- The network configuration does not exceed project limits.
- The modules have loaded the configuration data containing the latest "knowledge" of the entire network configuration of the project.
  Reason: All modules participating in the network transition must receive the routing information defining the paths to other subnets.
- In your network configuration, the PG/PC you want to use to establish a connection via network node must be assigned to the network it is physically connected to.
- The CPU must set to master mode, or
- when set to operate in slave mode, the Test, Commissioning, Routing functionality must be enabled by setting the check box in STEP 7, in the DP interface for DP slave properties dialog box.
Routing gateways: MPI - DP

Gateways between subnets are routed in a SIMATIC station that is equipped with interfaces to the respective subnets. The following figure shows CPU 1 (DP master) acting as router for subnets 1 and 2.

![Routing diagram](image)
Routing Gateways: MPI - DP - PROFINET

The following figure shows access from MPI to PROFINET via PROFIBUS. CPU 1, for example 416-3, is the router for subnet 1 and 2; CPU 2 is the router for subnet 2 and 3.

Figure 4-2  Routing gateways: MPI - DP - PROFINET
Routing: Example of a TeleService application

The following figure shows the example of an application for remote maintenance of an S7 station using a PG. The connection to other subnets is here established via modem connection.

The lower section of the figure shows how this can be configured in STEP 7.
4.2 Communication services

Reference

- You can find additional information on configuration with STEP 7 in the *Configuring Hardware and Connections with STEP 7* manual.
- You can find more basic information in the *Communication with SIMATIC* manual.
- You can find additional information about the TeleService adapter under article ID 20983182 on the Internet at [http://support.automation.siemens.com](http://support.automation.siemens.com).
- You can find additional information on SFCs in the *Instruction List*. You can find a detailed description in the *STEP 7 Online Help* or *System and Standard Functions* reference manual.
4.3 S7 connections

4.3.1 Communication path of an S7 connection

An S7 connection is established as a communication channel when S7 modules communicate with one another.

Note

Global data communication, point-to-point connection via CP 341, PROFIBUS DP, PROFINET CBA, PROFINET IO, Web and SNMP require no S7 connections.

Every communication link requires S7 connection resources on the CPU for the entire duration of this connection.

Thus, every S7 CPU provides a specific number of S7 connection resources. These are used by various communication services (PG/OP communication, S7 communication or S7 basic communication).

Connection points

An S7 connection between modules with communication capability is established between connection points. The S7 connection always has two connection points, one active and one passive:

- The active connection point is assigned to the module that establishes the S7 connection.
- The passive connection point is assigned to the module that accepts the S7 connection.

Any module that is capable of communication can thus act as an S7 connection point. At the connection point, the established communication link always uses one S7 connection of the module concerned.

Transition point

If you use the routing functionality, the S7 connection between two modules capable of communication is established across a number of subnets. These subnets are interconnected via a network transition. The module that implements this network transition is known as a router. The router is thus the point through which an S7 connection passes.

Any CPU with a DP or PN interface can be the router for an S7 connection. The number of S7 connections limits the number of routing connections.
4.3.2 Assignment of S7 connections

There are several ways to allocate S7 connections on a communication-capable module:

- Reservation during configuration
- Assigning connections in the program
- Allocating connections during commissioning, testing and diagnostics routines
- Allocating connection resources to OCMS services

Reservation during configuration

One connection resource each is automatically reserved on the CPU for PG and OP communication. Whenever you need more connection resources, for example, when connecting several OPs, increase the number in the CPU properties dialog box in STEP 7.

Connections must also be configured (using NetPro) for the use of S7 communication. For this purpose, connection resources have to be available, which are not allocated to PG/OP or other connections. The required S7 connections are then permanently allocated for S7 communication when the configuration is uploaded to the CPU.

Assigning connections in the program

In basic S7 communication and in open Industrial Ethernet communication with TCP/IP, the user program establishes the connections. The CPU operating system initiates the connection. S7 basic communication uses the corresponding S7 connections. The open IE communication does not use any S7 connections.

Using connections for commissioning, testing and diagnostics

An active online function on the engineering station (PG/PC with STEP 7) occupies S7 connections for PG communication:

- If an S7 connection resource for PG communication is reserved in your CPU hardware configuration, it is assigned to the engineering station, that is, it only needs to be allocated.
- If all reserved S7 connection resources for PG communication are allocated, the operating system automatically assigns an available connection. If no more connection resources are available, the engineering station cannot communicate online with the CPU.

Allocating connection resources to OCMS services

S7 connection resources are allocated for the OP communication by an online function on the HMI station (OP/TP/... with WinCC) according to the following rules:

- If an S7 connection resource for OP communication is reserved in your CPU hardware configuration, it is assigned to this HMI station, that is, it only needs to be allocated.
- If all reserved S7 connection resources for OP communication are allocated, the operating system automatically assigns an available connection. If no more connection resources are available, the HMI station cannot communicate online with the CPU.
Time sequence for allocation of S7 connection resources

When you configure your project in STEP 7, the system generates parameter assignment blocks which are read by the modules during startup. This allows the module's operating system to reserve or allocate the relevant S7 connection resources. That is, for instance, OPs cannot access a reserved S7 connection resource for PG communication. The CPU's S7 connection resources which were not reserved can be used freely. These S7 connection resources are allocated in the order they are requested.

Example:

If there is only one free S7 connection left on the CPU, you can still connect a PG to the bus. The PG can then communicate with the CPU. The S7 connection is only used, however, when the PG is communicating with the CPU. If you connect an OP to the bus while the PG is not communicating, the OP can establish a connection to the CPU. Since an OP maintains its communication link at all times, in contrast to the PG, you cannot subsequently establish another connection via the PG.
4.3.3 Distribution and availability of S7 connection resources

Distribution of connection resources

In order to avoid allocation of connection resources being dependent only on the chronological sequence in which various communication services are requested, connection resources can be reserved for these services. For PG and OP communication respectively, at least one connection resource is reserved by default. In the table below, and in the technical data of the CPUs, you can find the configurable S7 connection resources and the default configuration for each CPU. You "redistribute" connection resources by setting the relevant CPU parameters in STEP 7.

Available connection resources that are not specially reserved for a service (PG/OP communication, S7 basis communication) are used for this.

Routing PG functions

This communication service uses no S7 connection resources.

Open communication by means of TCP/IP

This communication service uses S7 connection resources.

Open communication by means of ISO on TCP

This communication service uses S7 connection resources.

Open communication by means of UDP

This communication service uses S7 connection resources.

Web

This communication service uses no S7 connection resources.

SNMP

This communication service uses no S7 connection resources.

Availability of connection resources

<table>
<thead>
<tr>
<th>CPU</th>
<th>Total number connection resources</th>
<th>Reserved for</th>
<th>Free S7 connections</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Programming device communication</td>
<td>OP communication</td>
</tr>
<tr>
<td>416-3 PN/DP</td>
<td>64</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>414-3 PN/DP</td>
<td>32</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
Communication

4.3 S7 connections
PROFIBUS DP

5.1 CPU 41x-3 PN/DP as DP master / DP slave

5.1.1 Overview

Introduction

This chapter describes the properties and technical specifications that you require when you use a CPU 41x-3 PN/DP as a DP master or as a DP slave and configure it for direct data exchange.

Declaration: Since the DP master / DP slave response is the same for all CPUs, we will therefore simply refer to the CPUs in the following as CPU 41x-3 PN/DP.

Further Information

For information on the hardware and software configuration of a PROFIBUS subnet and on diagnostic functions within the PROFIBUS subnet, refer to the STEP 7 Online Help.
5.1 CPU 41x-3 PN/DP as DP master / DP slave

5.1.2 DP address areas of 41x CPUs

Address Areas of 41x CPUs

Table 5-1 41x CPUs (MPI/DP interface and DP module as PROFIBUS DP)

<table>
<thead>
<tr>
<th>Address area</th>
<th>414-3</th>
<th>416-3</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPI interface as PROFIBUS DP, both inputs and outputs (bytes)</td>
<td>2048</td>
<td>2048</td>
</tr>
<tr>
<td>DP interface as PROFIBUS DP, both inputs and outputs (bytes)</td>
<td>6144</td>
<td>8192</td>
</tr>
<tr>
<td>DP module as PROFIBUS DP, both inputs and outputs (bytes)</td>
<td>6144</td>
<td>8192</td>
</tr>
<tr>
<td>In the process image, both inputs and outputs</td>
<td>8192</td>
<td>16384</td>
</tr>
</tbody>
</table>

In the input address area, the DP diagnostic addresses occupy at least 1 byte for the DP master and each DP slave. The DP standard diagnostics for each node can be called at these addresses, for example (LADDR parameter of SFC13). You specify the DP diagnostic addresses during project engineering. If you do not specify DP diagnostic addresses, STEP 7 assigns the addresses as DP diagnostic addresses in descending order starting at the highest byte address.

In the DPV1 master mode, the slaves are usually assigned two diagnostic addresses.
5.1.3 CPU 41x as PROFIBUS DP master

Introduction
This section describes the properties and technical specifications of the CPU if you operate it as a PROFIBUS DP master.

Reference
You can find the features and technical specifications of the 41x CPUs as of in this manual in Technical specifications.

Requirement
You need to configure the relevant CPU interface for operation in DP master mode. This means that you do the following in STEP 7:
1. Configure the CPU as a DP master
2. Assign a PROFIBUS address.
3. Select an operating mode (S7-compatible or DPV1).
4. Assign a diagnostic address.
5. Connect DP slaves to the DP master system.

Note
Is one of the PROFIBUS DP slaves a CPU 31x or CPU 41x?
If yes, you will find it in the PROFIBUS DP catalog as a "preconfigured station". Assign this DP slave CPU a slave diagnostic address in the DP master. Interconnect the DP master with the DP slave, and define the address areas for data exchange with the DP slave CPU.

From EN 50170 to DPV1
Enhancement of the distributed I/O EN 50170 standard. The results were incorporated into IEC 61158 / IEC 61784-1:2002 Ed1 CP 3/1. The SIMATIC documentation refers to this as DPV1.
Modes for DPV1 components

- S7-compatible mode
  In this mode, the components are compatible with EN 50170. Note that you cannot utilize the full DPV1 functionality in this mode.

- DPV1 mode
  In this mode, you can utilize the full DPV1 functionality. Automation components in the station that do not support DPV1 can be used as before.

DPV1 and EN 50170 compatibility

You can continue to use all existing slaves after the system conversion to DPV1. These do not, however, support the enhanced function of DPV1.

DPV1 slaves can be used in systems that are not converted to DPV1. In this case, their behavior corresponds with that of conventional slaves. SIEMENS DPV1 slaves can be operated in S7-compatible mode. For the DPV1 slaves of other manufacturers, you need a GSD file < Rev. 3 file to EN 50170.

Further Information

Information on the migration from EN 50170 to DPV1 is available on the Internet, on the FAQ pages "Changing from EN 50170 to DPV1", FAQ ID 7027576, of the Customer Support.

http://www.siemens.com/automation/service&support

Monitor/Modify, Programming via PROFIBUS

As an alternative to the MPI interface, you can use the PROFIBUS DP interface to program the CPU or execute the programming device functions Monitor and Modify.

Note

The execution of programming and monitor/modify functions via PROFIBUS DP interface prolongs the DP cycle.

Constant bus cycle time

This is a property of PROFIBUS DP. The "Constant bus cycle time" function ensures that the DP master always starts the DP bus cycle within a constant interval. From the perspective of the slaves, this means that they receive their data from the master at constant time intervals.

In STEP 7 V 5.2 or higher, you can configure constant bus cycle times for PROFIBUS subnets.
Isochronous Updating of Process Image Partitions

SFC126 "SYNC_PI" is used for the isochronous update of the process image partition of inputs. An application program which is interconnected to a DP cycle can use the SFC for consistent updates of the data recorded in the process image partition of inputs in synchronism with this cycle. SFC126 accepts interrupt control and can only be called in the OBs 61, 62, 63 and 64.

SFC 127 "SYNC.PO" is used for the isochronous update of the process image partition of outputs. An application program which is interconnected to a DP cycle can use the SFC for the consistent transfer of the computed output data of a process image partition of outputs to the I/O in synchronism with this cycle. SFC127 accepts interrupt control and can only be called in the OBs 61, 62, 63 and 64.

To allow isochronous updates of process image partitions, all input or output addresses of a slave must be assigned to the same process image partition.

To ensure consistency of data in a process image partition, the following conditions must be satisfied on the various CPUs:

- CPU 414: Number of slaves + number of bytes / 100 < 26
- CPU 416: Number of slaves + number of bytes / 100 < 40

The SFCs 126 and 127 are described in the corresponding Online Help and in the "System and Standard Functions" manual.

Consistent User Data

Data that belongs together in terms of its content and describes a process state at a specific point in time is known as consistent data. To maintain consistency, the data should not be changed or updated during processing or transmission.

You will find a detailed description of this procedure in Subsection Consistent User Data.

Sync/Freeze

The SYNC control command is used to set sync mode on the DP slaves of selected groups. In other words, the DP master transfers current output data and instructs the relevant DP slaves to freeze their outputs. The DP slaves writes the output data of the next output frames to an internal buffer; the state of the outputs remains unchanged.

Following each SYNC control command, the DP slaves of the selected groups transfer the output data stored in the internal buffer to the process outputs.

The outputs are only updated cyclically again after you transfer the UNSYNC control command using SFC11 "DPSYC_FR".

The FREEZE control command is used to set the relevant DP slaves to Freeze mode, in other words, the DP master instructs the DP slaves to freeze the current state of the inputs. It then transfers the frozen data to the input area of the CPU.

Following each FREEZE control command, the DP slaves freeze the state of their inputs again.

The DP master receives the current state of the inputs cyclically again not until you have sent the UNFREEZE control command with SFC11 "DPSYC_FR".

For information on SFC11, refer to the corresponding online help and to the System and Standard Functions manual.
Startup of the DP Master System

Use the following parameters to set startup monitoring of the DP master:

- Transfer of the parameters to modules
- "Ready" message from the module

That is, the DP slaves must start up within the set time and be configured by the CPU (as DP master).

PROFIBUS Address of the DP Master

All PROFIBUS addresses are allowed.

5.1.4 Diagnostics of the CPU 41x as DP master

Diagnostics using LEDs

The following table explains the meaning of the BUSF LED. The BUSF LED assigned to the interface configured as the PROFIBUS DP interface will always light up or flash.

<table>
<thead>
<tr>
<th>BUSF</th>
<th>Meaning</th>
<th>Remedy</th>
</tr>
</thead>
<tbody>
<tr>
<td>Off</td>
<td>Configuration correct; All configured slaves can be addressed</td>
<td>–</td>
</tr>
<tr>
<td>Lit</td>
<td>• Bus fault (hardware fault)</td>
<td>• Check for short-circuit or interruption of the bus cable.</td>
</tr>
<tr>
<td></td>
<td>• DP interface fault</td>
<td>• Evaluate the diagnostics. Reconfigure or correct the configuration.</td>
</tr>
<tr>
<td></td>
<td>• Different transmission rates in multi-DP master mode</td>
<td></td>
</tr>
<tr>
<td>Flashing</td>
<td>• Station failure</td>
<td>• Check whether the bus cable is connected to the CPU 41x or whether the bus is interrupted.</td>
</tr>
<tr>
<td></td>
<td>• At least one of the assigned slaves cannot be addressed</td>
<td>• Wait until the CPU 41x has started up. If the LED does not stop flashing, check the DP slaves or analyze the diagnostic data of the DP slaves.</td>
</tr>
<tr>
<td>flashes briefly INTF lights up briefly</td>
<td>CiR synchronization running</td>
<td>–</td>
</tr>
</tbody>
</table>
Triggering Detection of the Bus Topology in a DP Master System with the SFC103 "DP_TOPOL"

The diagnostic repeater is available to improve the ability to locate faulty modules or an interruption on the DP cable when failures occur in ongoing operation. This module operates as a slave and can identify the topology of a DP chain and record any faults originating from it.

You can use SFC103 "DP_TOPOL" to trigger the identification of the bus topology of a DP master system by the diagnostic repeater. For information on SFC103, refer to the corresponding online help and to the System and Standard Functions manual. The diagnostic repeater is described in the manual Diagnostic Repeater for PROFIBUS DP, Order Number 6ES7972-0AB00-8BA0.

Reading Out Diagnostic Data with STEP 7

Table 5-3 Reading out the diagnostics with STEP 7

<table>
<thead>
<tr>
<th>DP master</th>
<th>Block or tab in STEP 7</th>
<th>Application</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU 41x</td>
<td>&quot;DP Slave Diagnostics&quot; tab</td>
<td>Show slave diagnosis in clear text on the STEP 7 interface</td>
<td>See the section on hardware diagnostics in the STEP 7 online help system and in the Programming with STEP 7 manual</td>
</tr>
<tr>
<td>SFC13 &quot;DPNRM_DG&quot;</td>
<td></td>
<td>Reading out slave diagnostics (store in data area of the user program)</td>
<td>SFC, see System Software for S7-300/400, System and Standard Functions reference manual. For the structure of other slaves, refer to their descriptions.</td>
</tr>
<tr>
<td>SFC59 &quot;RD_REC&quot;</td>
<td></td>
<td>Reading the data records of S7 diagnostics (stored in the data area of the user program)</td>
<td></td>
</tr>
<tr>
<td>SFC 51 &quot;RDSYSST&quot;</td>
<td></td>
<td>To read out partial SSL lists. Call SFC51 in the diagnostic interrupt using the SSL ID W#16#00B3 and read out the SSL of the slave CPU.</td>
<td></td>
</tr>
</tbody>
</table>
| SFB 52 "RDREC" |                        | For DPV1 slaves  
                                Reading the data records of S7 diagnostics (stored in the data area of the user program) | System Software for S7-300/400, System and Standard Functions reference manual. |
| SFB 54 "RALRM" |                        | For DPV1 slaves:  
                                To read out interrupt information within the associated interrupt OB |                                                 |
| SFC 103 "DP_TOPOL" |                    | Triggers detection of the bus topology of a DP master system with diagnostic repeaters installed there. |                                                 |
Analysis of Diagnostic Data in the User Program

The following figure shows you how to evaluate the diagnostic data in the user program.

CPU 41x

![Diagram of Diagnostic Event]

- **OB82 is called**
- **Read out OB82_MDL_ADDR**
- **Read out OB82_IO_FLAG** (= input/output module identifier)
- **Enter bit 0 of the OB82_IO_Flag as bit 15 in OB82_MDL_ADDR**
  - Result: Diagnostic address "OB40_MDL_ADDR"
- **For the diagnosis of the whole DP slave:**
  - Call SFC 13
  - Enter the diagnostic address "OB82_MDL_ADDR" in the LADDR parameter
- **For the diagnosis of the relevant modules:**
  - Call SFC 51
  - Enter the diagnostic address "OB82_MDL_ADDR" in the INDEX parameter
  - Enter the ID W#16#00B3 in the SZL_ID parameter (= diagnostic data of a module)

![Figure 5-1 Diagnostics with CPU 41x]
Diagnostic Addresses in Connection with DP Slave Functionality

You assign diagnostic addresses for the PROFIBUS DP in the CPU 41x. Verify in your configuration that the DP diagnostic addresses are assigned once to the DP master and once to the DP slave.

Table 5-4 Diagnostic addresses for the DP master and DP slave

<table>
<thead>
<tr>
<th>S7 CPU as DP master</th>
<th>S7 CPU as DP slave</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Specify two diagnostic addresses during configuration:

During the configuration of the DP master, you specify (in the associated project of the DP master) a diagnostic address for the DP slave. Below, this diagnostic address is labeled assigned to DP master.

By means of this diagnostic address the DP master receives information on the status of the DP slave or a bus interruption (see also table "Event detection of the CPUs 41x as DP master").

During the configuration of the DP slave, you also specify (in the associated project of the DP slave) a diagnostic address that is assigned to the DP slave. Below, this diagnostic address is labeled assigned to DP slave.

By means of this diagnostic address the DP slave receives information on the status of the DP master or a bus interruption (see also table "Event detection of the CPUs 41x as DP slave").

Event Recognition

The following table shows you how the CPU 41x as DP master detects any changes in the operating mode of a CPU as DP slave or interruptions in data transfer.

Table 5-5 Event detection of the CPUs 41x as DP master

<table>
<thead>
<tr>
<th>Event</th>
<th>What happens in the DP master</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus interruption</td>
<td>• OB86 called with the message station failure (event entering state; diagnostic address of the DP slave that is assigned to the DP master)</td>
</tr>
<tr>
<td>(short-circuit, connector removed)</td>
<td>• With I/O access: call of OB 122 (I/O access error)</td>
</tr>
<tr>
<td>DP slave: RUN → STOP</td>
<td>• OB82 is called with the message faulty module (event entering state; diagnostic address of the DP slave that is assigned to the DP master; variable OB82_MDL_STOP=1)</td>
</tr>
<tr>
<td>DP slave: STOP → RUN</td>
<td>• OB82 is called with the message Module OK (event exiting state; diagnostic address of the DP slave that is assigned to the DP master; variable OB82_MDL_STOP=0)</td>
</tr>
</tbody>
</table>
Evaluation in the User Program

The following table shows you how, for example, you can evaluate RUN-STOP transitions of the DP slave in the DP master (see also table "Event detection of the CPUs 41x as DP master").

Table 5-6 Evaluation of RUN-STOP transitions of the DP slave in the DP master

<table>
<thead>
<tr>
<th>In the DP master</th>
<th>In the DP slave (CPU 41x)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Diagnostic addresses: (example)</td>
<td>Diagnostic addresses: (example)</td>
</tr>
<tr>
<td>Master diagnostic address=1023</td>
<td>Slave diagnostic address=422</td>
</tr>
<tr>
<td>Slave diagnostic address in the master system=1022</td>
<td>Master diagnostic address=not relevant</td>
</tr>
</tbody>
</table>

The CPU calls OB82 with the following information, amongst other things:
- OB82_MDL_ADDR:=1022
- OB82_EV_CLASS:=B#16#39 (incoming event)
- OB82_MDL_DEFECT:=module malfunction

Tip: The CPU diagnostic buffer also contains this information.

You should also program the SFC "DPNRM_DG" in the user program to read out the DP slave diagnostic data.

Use the SFB 54 in the DPV1 environment. It outputs the interrupt information in its entirety.

CPU: RUN → STOP
CPU generates a DP slave diagnostic frame.
5.1.5 CPU 41x as DP slave

Introduction
This section describes the properties and technical specifications of the CPU if you operate it as a DP slave.

Reference
You can find the features and technical specifications of the 41x CPUs in the section Technical Specifications.

Requirements
- Only one DP interface of a CPU can be configured as a DP slave.
- Will the MPI/DP interface be a DP interface? If so, you must configure the interface as a DP interface.
  
  Before commissioning you must configure the CPU as a DP slave. In other words, you must do the following in STEP 7
  - Activate the CPU as a DP slave,
  - Assign a PROFIBUS address,
  - Assign a slave diagnostic address
  - Define the address areas for data transfer to the DP master

Configuration and Parameter Assignment Frame
When you configure and assign parameters to CPU 41x, you are supported by STEP 7. If you require a description of the configuration and parameter assignment frame to carry out a check with a bus monitor, for example, you will find it on the Internet at http://www.ad.siemens.de/simatic-cs under the entry ID 1452338.

Monitoring/Modifying and Programming via PROFIBUS
As an alternative to the MPI interface, you can use the PROFIBUS DP interface to program the CPU or execute the programming device functions Monitor and Modify. To do this, you must enable these functions when you configure the CPU as DP slave in STEP 7.

Note
The use of Programming or Monitor and Modify via the PROFIBUS DP interface extends the DP cycle.
Data Transfer Via an Transfer Memory

As a DP slave the CPU 41x makes an transfer memory available to PROFIBUS DP. Data transfer between the CPU as DP slave and the DP master always takes place via this transfer memory. Configure the following address areas: 244 bytes per input / output with a maximum of 32 bytes per module.

That is, the DP master writes its data to these transfer memory address areas, the CPU reads these data in the user program, and vice versa.

Address Areas of the Transfer Memory

Configure the input and output address areas in STEP 7:

- You can configure up to 32 input and output address areas.
- Each of these address areas can be up to 32 bytes in size.
- You can configure a maximum of 244 bytes of inputs and 244 bytes of outputs in total.

An example for the configuration of the address assignments of the transfer memory is provided in the table below. You will also find this in the online help for STEP 7 configuration.

<table>
<thead>
<tr>
<th>Type</th>
<th>Master address</th>
<th>Type</th>
<th>Slave address</th>
<th>Length</th>
<th>Unit</th>
<th>Consistency</th>
</tr>
</thead>
<tbody>
<tr>
<td>E</td>
<td>222</td>
<td>O</td>
<td>310</td>
<td>2</td>
<td>Byte</td>
<td>Unit</td>
</tr>
<tr>
<td>O</td>
<td>0</td>
<td>E</td>
<td>13</td>
<td>10</td>
<td>Word</td>
<td>Total length</td>
</tr>
</tbody>
</table>

Address areas in the DP master CPU, Address areas in the DP slave CPU. These parameters of the address areas must be the same for the DP master and DP slave.
Rules

You must adhere to the following rules when working with the transfer memory:

- Assignment of the address areas:
  - Input data of the DP slave is **always** output data of the DP master
  - Output data of the DP slave is **always** input data of the DP master
- You can assign the addresses as you choose. You access the data in the user program with load/transfer commands or with SFCs 14 and 15. You can also specify addresses from the process image input and output table (see also section "DP address areas of the 41x CPUs").

**Note**

You assign addresses for the transfer memory from the DP address area of the CPU 41x. You must not reassign the addresses you have already assigned to the transfer memory to the I/O modules on the CPU 41x.

- The lowest address in each address area is the start address of that address area.
- The length, unit and consistency of address areas for the DP master and DP slave that belong together must be the same.

**S5 DP Master**

If you use an IM 308 C as a DP master and the CPU 41x as a DP slave, the following applies to the exchange of consistent data:

You must program FB192 in the IM 308-C so that consistent data can be transferred between the DP master and DP slave. The data of the CPU 41x are only output or displayed contiguously in a block with FB192.

**AG S5-95 as a DP Master**

If you use an AG S5-95 as a DP master, you must also set its bus parameters for the CPU 41x as DP slave.
Sample Program

The small sample program below illustrates data transfer between the DP master and DP slave. This example contains the addresses from the table "Configuration example for the address areas of the transfer memory".

<table>
<thead>
<tr>
<th>In the DP slave CPU</th>
<th>In the DP master CPU</th>
</tr>
</thead>
<tbody>
<tr>
<td>L 2</td>
<td>Data</td>
</tr>
<tr>
<td>M MB 6</td>
<td>preprocessor</td>
</tr>
<tr>
<td>M MB 7</td>
<td>in the DP slave</td>
</tr>
<tr>
<td>L MW 6</td>
<td>Transfer data</td>
</tr>
<tr>
<td>M PW 310</td>
<td>to the DP master</td>
</tr>
<tr>
<td>L PIB 222</td>
<td>Process received data in the DP master</td>
</tr>
<tr>
<td>M MB 50</td>
<td></td>
</tr>
<tr>
<td>L PIB 223</td>
<td></td>
</tr>
<tr>
<td>L B#16#3 + I</td>
<td></td>
</tr>
<tr>
<td>M MB 51</td>
<td></td>
</tr>
<tr>
<td>L 10 + 3</td>
<td>Data</td>
</tr>
<tr>
<td>M MB 60</td>
<td>preprocessor in the DP master</td>
</tr>
<tr>
<td>CALL SFC 15</td>
<td>Send data to the DP slave</td>
</tr>
<tr>
<td>LADDR:= W#16#0</td>
<td></td>
</tr>
<tr>
<td>RECORD:= P#M60.0 Byte20</td>
<td></td>
</tr>
<tr>
<td>RET_VAL:= MW 22</td>
<td></td>
</tr>
</tbody>
</table>

CALL SFC 14                       | Receive data from the DP master           |
LADDR:= W#16#D                     |                                           |
RET_VAL:= MW 20                    |                                           |
RECORD:= P#M30.0 Byte20           |                                           |
L MB 30                           | Process received data                     |
L MB 7                            |                                           |
+ I                               |                                           |
M MW 100                          |                                           |

Data Transfer in STOP Mode

The DP slave CPU changes to STOP mode: The data in the transfer memory of the CPU is overwritten with "0". In other words, the DP master reads "0".

The DP master changes to STOP mode: The current data in the transfer memory of the CPU is retained and can continue to be read by the CPU.

PROFIBUS Address

You must not set 126 as the PROFIBUS address for the CPU 41x as DP slave.
5.1.6 Diagnostics of the CPU 41x as DP slave

Diagnostics Using LEDs – CPU 41x

The following table explains the meaning of the BUSF LEDs. The BUSF LED assigned to the interface configured as the PROFIBUS DP interface is always lit or flashing.

Table 5-8 Meaning of the "BUSF" LEDs of the CPU 41x as DP slave

<table>
<thead>
<tr>
<th>BUSF</th>
<th>Meaning</th>
<th>Remedy</th>
</tr>
</thead>
<tbody>
<tr>
<td>Off</td>
<td>Configuration correct</td>
<td>–</td>
</tr>
<tr>
<td>Flashing</td>
<td>The parameter settings of the CPU 41x are incorrect. There is no data exchange between the DP master and the CPU 41x. Causes:</td>
<td>• Check the CPU 41x. • Check to make sure that the bus connector is properly inserted. • Check whether the bus cable to the DP master has been disconnected. • Check the configuration and parameterization.</td>
</tr>
<tr>
<td></td>
<td>• The response monitoring time has elapsed.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Bus communication over PROFIBUS DP has been interrupted.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• The PROFIBUS address is incorrect.</td>
<td></td>
</tr>
<tr>
<td>on</td>
<td>• Bus short-circuit</td>
<td>• Check the bus configuration</td>
</tr>
</tbody>
</table>

Detection of the Bus Topology in a DP Master System With the SFC103 "DP_TOPOL"

The diagnostic repeater is available to improve the ability to locate faulty modules or an interruption on the DP cable when failures occur in ongoing operation. This module operates as a slave and can identify the topology of a DP chain and record any faults originating from it.

You can use SFC103 "DP_TOPOL" to trigger the identification of the bus topology of a DP master system by the diagnostic repeater. For information on SFC103, refer to the corresponding online help and to the System and Standard Functions manual. The diagnostic repeater is described in the manual Diagnostic Repeater for PROFIBUS DP, Order Number 6ES7972-0AB00-8BA0.

Diagnostics with STEP 5 or STEP 7 Slave Diagnostics

The slave diagnostics complies with the EN 50170, Volume 2, PROFIBUS standard. Depending on the DP master, diagnostic information can be read out with STEP 5 or STEP 7 for all DP slaves that comply with the standard.

The display and structure of the slave diagnostics is described in the following sections.
S7 Diagnostics

S7 diagnostic information can be requested in the user program from all diagnostics-capable modules in the SIMATIC S7/M7 range of modules. You can find out which modules have diagnostic capability in the module information or in the catalog. The structure of the S7 diagnostic data is the same for both central and distributed modules.

The diagnostic data of a module is located in data records 0 and 1 of the system data area of the module. Data record 0 contains 4 bytes of diagnostic data describing the current status of a module. Data record 1 also contains module-specific diagnostic data.

You will find the structure of the diagnostic data described in the *Standard and System Functions* reference manual.

Reading Out the Diagnostics

Table 5-9  Reading out the diagnostic data with STEP 5 and STEP 7 in the master system

<table>
<thead>
<tr>
<th>Automation system with DP master</th>
<th>Block or tab in <strong>STEP 7</strong></th>
<th>Application</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>SIMATIC S7</td>
<td>&quot;DP Slave Diagnostics&quot; tab</td>
<td>Show slave diagnosis in clear text on the <strong>STEP 7</strong> interface</td>
<td>See the section on hardware diagnostics in the <strong>STEP 7</strong> online help system and in the <em>Programming with <strong>STEP 7</strong></em> manual</td>
</tr>
<tr>
<td></td>
<td>SFC13 &quot;DP NRM_DG&quot;</td>
<td>Reading out slave diagnostics (store in data area of the user program)</td>
<td>SFC, see <em>System Software for S7-300/400, System and Standard Functions</em> reference manual.</td>
</tr>
<tr>
<td></td>
<td>SFC 51 &quot;RDSYSST&quot;</td>
<td>Read out partial SSL lists. Call SFC51 in the diagnostic interrupt using the SSL ID W#16#00B3 and read out the SSL of the slave CPU.</td>
<td>System Software for S7-300/400, System and Standard Functions* reference manual.</td>
</tr>
<tr>
<td></td>
<td>SFB54 &quot;RDREC&quot;</td>
<td>The following applies to the DPV1 environment: To read out interrupt information within the associated interrupt OB</td>
<td></td>
</tr>
<tr>
<td></td>
<td>FB125/FC125</td>
<td>To evaluate slave diagnostic information</td>
<td>The Internet page <a href="http://www.ad.siemens.de/simatic-cs">http://www.ad.siemens.de/simatic-cs ID 387 257</a></td>
</tr>
<tr>
<td>SIMATIC S5 with IM 308-C operating in DP master mode</td>
<td>FB 192 &quot;IM308C&quot;</td>
<td>Reading out slave diagnostics (store in data area of the user program)</td>
<td>For structure, see section &quot;Diagnostics of the CPU 41x as DP slave&quot;; FBs see manual <em>Distributed I/O Station ET 200</em></td>
</tr>
<tr>
<td>SIMATIC S5 with the S5-95U programmable controller as DP master</td>
<td>FB 230 &quot;S_DIAG&quot;</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Example of Reading Slave Diagnostic Data, Using FB 192 "IM 308C"

Here, you will find an example of how to use FB 192 to read out the slave diagnostics for a DP slave in the STEP 5 user program.

Assumptions

For this STEP 5 user program, the following is assumed:

- The IM 308-C operating in DP master mode uses the page frames 0 to 15 (number 0 of IM 308-C).
- The DP slave is assigned PROFIBUS address 3.
- Slave diagnostics data should be stored in DB 20. You can also use any other data block for this.
- Slave diagnostic data has a length of 26 bytes.

STEP 5 User Program

Table 5-10    STEP 5 User Program

<table>
<thead>
<tr>
<th>STL</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>:A</td>
<td>DB 30</td>
</tr>
<tr>
<td>:SPA</td>
<td>FB 192</td>
</tr>
<tr>
<td>Name</td>
<td>IM308C</td>
</tr>
<tr>
<td>DPAD</td>
<td>:KH F800</td>
</tr>
<tr>
<td>IMST</td>
<td>:KY 0, 3</td>
</tr>
<tr>
<td>FCT</td>
<td>:KC SD</td>
</tr>
<tr>
<td>GCGR</td>
<td>:KM 0</td>
</tr>
<tr>
<td>TYPE</td>
<td>KY 0, 20</td>
</tr>
<tr>
<td>STAD</td>
<td>KF +1</td>
</tr>
<tr>
<td>LENG</td>
<td>KF 26</td>
</tr>
<tr>
<td>ERR</td>
<td>DW 0</td>
</tr>
</tbody>
</table>
Diagnostic Addresses in Connection with DP Master Functionality

You assign diagnostic addresses for the PROFIBUS DP in the CPU 41x. Verify in your configuration that the DP diagnostic addresses are assigned once to the DP master and once to the DP slave.

Table 5-11 Diagnostic addresses for the DP master and DP slave

<table>
<thead>
<tr>
<th>S7 CPU as DP master</th>
<th>S7 CPU as DP slave</th>
</tr>
</thead>
<tbody>
<tr>
<td>During the configuration of the DP master, you specify (in the associated project of the DP master) a diagnostic address for the DP slave. In the following, this diagnostic address is described as being assigned to the DP master. By means of this diagnostic address the DP master receives information on the status of the DP slave or a bus interruption (see also table &quot;Event detection of the CPUs 41x as DP master&quot;).</td>
<td>During the configuration of the DP slave, you also specify (in the associated project of the DP slave) a diagnostic address that is assigned to the DP slave. Below, this diagnostic address is labeled assigned to DP slave. By means of this diagnostic address the DP slave receives information on the status of the DP master or a bus interruption (see also table &quot;Event detection of the CPUs 41x as DP slave&quot;).</td>
</tr>
</tbody>
</table>

Event Detection

The following table shows you how the CPU 41x as DP slave detects any operating mode changes or interruptions in data transfer.

Table 5-12 Event detection of the CPUs 41x as DP slave

<table>
<thead>
<tr>
<th>Event</th>
<th>What happens in the DP slave?</th>
</tr>
</thead>
</table>
| Bus interruption (short-circuit, connector removed) | - Calls OB86 with the message Station failure (incoming event; diagnostic address of the DP slave, assigned to the DP slave)  
- With I/O access: call of OB 122 (I/O access error) |
| DP master RUN → STOP | - Calls OB82 with the message Module error (incoming event; diagnostic address of the DP slave assigned to the DP slave; Variable OB82_MDL_STOP=1) |
| DP master STOP → RUN | - OB82 is called with the message Module OK (event exiting state; diagnostic address of the DP slave that is assigned to the DP slave; variable OB82_MDL_STOP=0) |
Evaluation in the User Program

The table below shows an example of how you can evaluate RUN-STOP transitions of the DP master in the DP slave (see also the previous table).

Table 5-13 Evaluating RUN-STOP transitions in the DP Master/DP Slave

<table>
<thead>
<tr>
<th>In the DP master</th>
<th>In the DP slave (CPU 41x)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Diagnostic addresses: (example)</td>
<td>Diagnostic addresses: (example)</td>
</tr>
<tr>
<td>Master diagnostic address=1023</td>
<td>Slave diagnostic address=422</td>
</tr>
<tr>
<td>Slave diagnostic address in the master system=1022</td>
<td>Master diagnostic address=not relevant</td>
</tr>
</tbody>
</table>

CPU: RUN → STOP

The CPU calls OB82 with the following information, amongst other things:

- OB82_MDL_ADDR:=422
- OB82_EV_CLASS:=B#16#39 (incoming event)
- OB82_MDL_DEFECT:=module malfunction

Tip: The CPU diagnostic buffer also contains this information.

Structure of Slave Diagnostics

<table>
<thead>
<tr>
<th>Byte 0</th>
<th>Station statuses 1 to 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte 1</td>
<td></td>
</tr>
<tr>
<td>Byte 2</td>
<td></td>
</tr>
<tr>
<td>Byte 3</td>
<td>Master PROFIBUS address</td>
</tr>
<tr>
<td>Byte 4</td>
<td>High byte</td>
</tr>
<tr>
<td>Byte 5</td>
<td>Low byte</td>
</tr>
<tr>
<td>Byte 6 to Byte x</td>
<td>Module diagnostics</td>
</tr>
<tr>
<td></td>
<td>(The length depends on the number of configured address areas in the intermediate memory1)</td>
</tr>
<tr>
<td>Byte x+1 to Byte y</td>
<td>Station diagnosis</td>
</tr>
<tr>
<td></td>
<td>(The length depends on the number of configured address areas in the intermediate memory)</td>
</tr>
</tbody>
</table>

1) Exception: In the case of invalid configuration of the DP master, the DP slave interprets 35 configured address areas (46H).

Figure 5-3 Structure of slave diagnostics
5.1.7 CPU 41x as DP slave: Station statuses 1 to 3

Station statuses 1 to 3

Station status 1 to 3 provides an overview of the status of a DP slave.

Table 5-14 Structure of station status 1 (Byte 0)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Meaning</th>
<th>Remedy</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1: The DP slave cannot be addressed by the DP master.</td>
<td>• Correct DP address set on the DP slave? • Bus connector connected? • Voltage at DP slave? • RS-485 repeater set correctly? • Execute reset on the DP slave</td>
</tr>
<tr>
<td>1</td>
<td>1: The DP slave is not yet ready for data exchange.</td>
<td>• Wait while the DP slave powers up.</td>
</tr>
<tr>
<td>2</td>
<td>1: The configuration data sent by the DP master to the DP slave does not match the configuration of the DP slave.</td>
<td>• Correct station type or correct configuration of the DP slave entered in the software?</td>
</tr>
<tr>
<td>3</td>
<td>1: Diagnostic interrupt, triggered by RUN-STOP change on the CPU 0: Diagnostic interrupt, triggered by STOP-RUN change on the CPU</td>
<td>• You can read out the diagnostic information.</td>
</tr>
<tr>
<td>4</td>
<td>1: Function is not supported, e.g. changing the DP address via software</td>
<td>• Check the configuration.</td>
</tr>
<tr>
<td>5</td>
<td>0: The bit is always &quot;0&quot;.</td>
<td>–</td>
</tr>
<tr>
<td>6</td>
<td>1: The DP slave type does not correspond to the software configuration.</td>
<td>• Correct station type entered in the software? (Parameter assignment error)</td>
</tr>
<tr>
<td>7</td>
<td>1: Parameters have been assigned to the DP slave by a different DP master to the one that currently has access to the DP slave.</td>
<td>• The bit is always 1, for example, if you access the DP slave with the programming device or another DP master. The DP address of the parameter assignment master is in the &quot;master PROFIBUS address&quot; diagnostic byte.</td>
</tr>
</tbody>
</table>

Table 5-15 Structure of station status 2 (Byte 1)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1: The DP slave must be assigned new parameters and reconfigured.</td>
</tr>
<tr>
<td>1</td>
<td>1: There is a diagnostic message pending. The DP slave cannot continue until the problem has been eliminated (static diagnostic message).</td>
</tr>
<tr>
<td>2</td>
<td>1: The bit is always set to &quot;1&quot; if the DP slave with this DP address is present.</td>
</tr>
<tr>
<td>3</td>
<td>1: Watchdog monitoring is enabled for this DP slave.</td>
</tr>
<tr>
<td>4</td>
<td>0: The bit is always set to &quot;0&quot;.</td>
</tr>
<tr>
<td>5</td>
<td>0: The bit is always set to &quot;0&quot;.</td>
</tr>
</tbody>
</table>
Table 5-16  Structure of station status 3 (Byte 2)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>0:The bit is always set to &quot;0&quot;.</td>
</tr>
<tr>
<td>7</td>
<td>1:The DP slave is disabled; in other words, it has been removed from cyclic processing.</td>
</tr>
</tbody>
</table>

Table 5-17  Structure of the master PROFIBUS address (byte 3)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 to 7</td>
<td>DP address of the DP master that configured the DP slave and that has read and write access to the DP slave.</td>
</tr>
<tr>
<td></td>
<td>FFH: DP slave has not been assigned parameters by any DP master.</td>
</tr>
</tbody>
</table>

**Master PROFIBUS Address**

The master PROFIBUS address diagnostic byte contains the DP address of the DP master that:

- Assigned parameters to the DP slave and
- has read and write access to the DP slave
Identifier-related diagnostics

The ID-related diagnostic data tells you for which of the configured address areas of the transfer memory an entry has been made.

![Diagram showing the structure of the ID-related diagnostic data]

- Byte 6: Length of the module diagnosis including byte 6 (depends on the number of configured address areas up to 6 bytes)
  - Bit 0: Set 0 actual configuration
  - Bit 1: Set 0 actual configuration and slave CPU in STOP
  - Bit 2: Entry for 1st configured address area
  - Bit 3: Entry for 2nd configured address area
  - Bit 4: Entry for 3rd configured address area
  - Bit 5: Entry for 4th configured address area
  - Bit 6: Entry for 5th configured address area

- Byte 7: Entry for 6th to 13th configured address area

- Byte 8: Entry for 14th to 21st configured address area

- Byte 9: Entry for 22nd to 29th configured address area

- Byte 10: Entry for 30th configured address area

- Byte 11: Entry for 31st configured address area

Figure 5-4 Structure of the ID-related diagnostic data of the CPU 41x
Device-Related Diagnostics

Device-related diagnostics provides detailed information on a DP slave. Device-related diagnostics starts at byte x and can include up to 20 bytes.

The figure below illustrates the structure and contents of the bytes for a configured address area of the transfer memory.

![Device-Related Diagnostics Diagram]

Starting at byte x +4

The meaning of the bytes starting at byte x+4 depends on byte x +1 (see figure “Structure of device-related diagnostics”).

<table>
<thead>
<tr>
<th>In byte x +1, the code stands for...</th>
<th>Hardware interrupt (02H)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Diagnostic interrupt (01H)</td>
<td>You can program 4 bytes of interrupt information any way you wish for the process interrupt. You transfer these 4 bytes to the DP master in STEP 7 using SFC7 &quot;DP_PRAL&quot;.</td>
</tr>
</tbody>
</table>

The diagnostic data contains the 16 bytes of status information of the CPU. The figure below shows the allocation of the first four bytes of diagnostic data. The following 12 bytes are always 0.
Bytes x +4 to x +7 for Diagnostic Interrupts

The following figure illustrates the structure and contents of bytes x +4 to x +7 for the diagnostic interrupt. The data in these bytes correspond to the contents of data record 0 of diagnostic data in STEP 7 (in this case, not all bits are used).

Byte x +4

<table>
<thead>
<tr>
<th>7</th>
<th>0</th>
<th>Bit no.</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

0: Module OK.
1: Module error

Byte x +5

<table>
<thead>
<tr>
<th>7</th>
<th>4</th>
<th>3</th>
<th>0</th>
<th>Bit no.</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Identifier for address area of the Intermediate memory (constant)

Byte x +6

<table>
<thead>
<tr>
<th>7</th>
<th>2</th>
<th>0</th>
<th>Bit no.</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

0: RUND mode
1: STOP mode

Byte x +7

<table>
<thead>
<tr>
<th>7</th>
<th>0</th>
<th>Bit no.</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Figure 5-6 Bytes x +4 to x +7 for diagnostic and hardware interrupts

Interrupts with the S7 DP Master

In the CPU 41x as a DP slave you can trigger a process interrupt in the DP master from the user program. You can trigger an OB40 in the user program of the DP master by calling SFC7 "DP_PRAL". Using SFC7, you can forward interrupt information in a double word to the DP master and evaluate it in OB40 in the OB40_POINT_ADDR variable. You can program the interrupt information to suit your purposes. You will find a detailed description of SFC7 "DP_PRAL" in the System Software for S7-300/400, System and Standard Functions reference manual.
Interrupts with a Different DP Master

If you are operating the CPU 41x with a different DP master, these interrupts are simulated in the device-related diagnostic data of the CPU 41x. You have to process the relevant diagnostic events in the DP master's user program.

---

**Note**

Note the following in order to be able to evaluate diagnostic interrupts and hardware interrupts using device-related diagnostics when using a different DP master:

- the DP master should be able to save the diagnosis messages, i.e. the diagnosis messages should be stored within the DP master in a ring buffer. If there are more diagnostic messages than the DP master can store, then, for example, only the last diagnostic message received would be available for evaluation.

- You must scan the relevant bits in the device-related diagnostic data in your user program at regular intervals. You must also take the PROFIBUS DP bus cycle time into consideration so that, for example, you can query the bits at least once synchronized with the bus cycle time.

- With an IM 308-C operating in DP master mode, you cannot utilize process interrupts in device-specific diagnostics, because only incoming events are reported, rather than outgoing events.
5.1.8 Direct Data Exchange

5.1.8.1 Principle of direct data exchange

Overview

Direct data exchange is characterized by PROFIBUS DP nodes which "listen" on the bus and know which data a DP slave returns to its DP master.

This mechanism allows the "listening node" (recipient) direct access to deltas of input data of remote DP slaves.

In your STEP 7 configuration, define the address area of the recipient in which the required data of the publisher will be read, based on the peripheral input addresses.

A CPU 41x can be:
- DP slave sending station
- as DP slave or DP master or as CPU that is not linked into a master system (see Fig. 3-9).

Example:

The following figure uses an example to explain which direct data exchange "relations" you can configure. All the DP masters and DP slaves in the figure are 41x CPUs. Note that other DP slaves (ET 200M, ET 200X, ET 200S) can only be senders.

![Diagram of direct data exchange with 41x CPUs](image-url)
5.1.8.2 Diagnostics in direct data exchange

Diagnostic addresses

In direct data exchange you assign a diagnostic address in the recipient:

Table 5-18 Diagnostic address for the recipient during direct data exchange

<table>
<thead>
<tr>
<th>S7-CPU as sender</th>
<th>S7-CPU as recipient</th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
</tr>
</tbody>
</table>

During configuration you specify a diagnostic address in the recipient that is assigned to the sender. By means of this diagnostic address, the recipient obtains information on the status of the sender or a bus interruption (see also following table).

Event detection

The following table shows you how the CPU 41x as recipient detects interruptions in data transfer.

Table 5-19 Event detection of the 41x CPUs as recipients during direct communication

<table>
<thead>
<tr>
<th>Event</th>
<th>What happens in the recipient</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus interruption (short-circuit, connector removed)</td>
<td>• OB86 is called with the station failure message (event entering state; diagnostic address of the recipient assigned to the sender)</td>
</tr>
<tr>
<td></td>
<td>• In the case of I/O access: OB122 called (I/O access error)</td>
</tr>
</tbody>
</table>
Evaluation in the user program

The following table shows you, for example, how you can evaluate a sender station failure in the recipient (see also table above).

Table 5-20 Evaluation of the station failure in the sender during direct data exchange

<table>
<thead>
<tr>
<th>In the sender</th>
<th>In the recipient</th>
</tr>
</thead>
<tbody>
<tr>
<td>Diagnostic addresses: (example)</td>
<td>Diagnostic address: (example)</td>
</tr>
<tr>
<td>Master diagnostic address=1023</td>
<td>Diagnostic address=444</td>
</tr>
<tr>
<td>Slave diagnostic address</td>
<td></td>
</tr>
<tr>
<td>in the master system=1022</td>
<td></td>
</tr>
</tbody>
</table>

Station failure

The CPU calls OB86 with the following information, amongst other things:

- \texttt{OB86\_MDL\_ADDR:=444}
- \texttt{OB86\_EV\_CLASS:=B\#16\#38}
  (event entering state)
- \texttt{OB86\_FLT\_ID:=B\#16\#C4}
  (failure of a DP station)

Tip: This information is also in the diagnostic buffer of the CPU
6.1 Introduction

What is PROFINET?

PROFINET is the open, non-proprietary Industrial Ethernet standard for automation. It enables comprehensive communication from the business management level down to the field level.

- PROFINET fulfills the high demands of industry, for example:
- Industrial-based installation engineering
- Real-time capability
- Isochronous motion control applications
- Non-proprietary engineering

A wide range of products from active and passive network components, controllers, distributed field devices to components for industrial wireless LAN and industrial security are available for PROFINET.

Documentation from PROFIBUS International on the Internet

Numerous texts on the subject of PROFINET are available from the URL "http://www.profinet.com" from PROFIBUS International (formerly PROFIBUS Nutzer-Organisation, PNO)

For further information, refer to Internet address "http://www.siemens.com/profinet".
6.2 PROFINET IO and PROFINET CBA

PROFINET variations

There are two varieties of PROFINET

- PROFINET IO: IO devices are connected to an S7-400 CPU (IO controller) via Ethernet.
- PROFINET CBA: A component-based automation solution in which full technological modules are used as standardized components into large plants. You create the CBA components in SIMATIC with STEP 7 and the SIMATIC iMap add-on package. You connect the individual components with SIMATIC iMap.

When you download CBA interconnections to an S7-400 CPU, they are stored in the working memory. The interconnections are lost if there is a defective hardware, a memory reset or firmware update.

If you use Profinet CBA, you cannot use isochronous mode or perform configuration changes in runtime (CIR).

PROFINET IO and PROFINET CBA

PROFINET IO and PROFINET CBA are two different views of automation devices on Industrial Ethernet.

![PROFINET IO and PROFINET CBA](image)

Figure 6-1 PROFINET IO and PROFINET CBA
PROFINET CBA divides an entire plant into various functions. These functions are configured and programmed.

PROFINET IO provides you with a view of the system that is very similar to the view obtained in PROFIBUS. You continue to configure and program the individual automation devices.

Reference

- Further information about PROFINET IO and PROFINET CBA is available in the PROFINET System Description.
- Differences between and common properties of the PROFIBUS DP and PROFINET IO are described in the From PROFIBUS DP to PROFINET IO Programming Manual.
- For further information about PROFINET CBA, refer to the documentation on SIMATIC iMAP and Component Based Automation.
6.3 PROFINET IO Systems

Extended Functions of PROFINET IO

The graphic below shows the new functions of PROFINET IO.

![PROFINET IO Diagram](image)

Figure 6-2 PROFINET IO
The figures show Examples of connection paths

<table>
<thead>
<tr>
<th>The connection of company network and field level</th>
<th>From PCs in your company network, you can access devices at the field level. Example: • PC - Switch 1 - Router - Switch 2 - CPU 41x PN/DP ①.</th>
</tr>
</thead>
<tbody>
<tr>
<td>The connection between the automation system and field level</td>
<td>You can also access one of the other areas in Industrial Ethernet from an IO supervisor at the field level. Example: • IO-Supervisor - Switch 3 - Switch 2 - on an IO device of the ET 200S ②.</td>
</tr>
<tr>
<td>The IO controller of the CPU 41x PN/DP ① directly controls devices on the Industrial Ethernet and on the PROFIBUS</td>
<td>At this point, you see the extended IO feature between the IO controller and IO device(s) on Industrial Ethernet: • The CPU 41x PN/DP ① is the IO controller for one of the ET 200S ② IO-Devices. • The CPU 41x PN/DP ① is also the IO controller for the ET 200 (DP slave) ⑥ via the IE/PB Link ⑥.</td>
</tr>
<tr>
<td>A CPU can be both IO controller and DP master.</td>
<td>Here, you can see that a CPU can be both IO controller for an IO device as well as DP master for a DP slave: • The CPU 41x PN/DP ① is the IO controller for the other ET 200S ② IO-Devices. CPU 41x PN/DP ① - Switch 3 - Switch 2 - ET 200S ② • The CPU 41x PN/DP ① is the DP master for a DP slave ⑤. The DP slave ⑤ is assigned locally to the CPU ③ and is not visible on Industrial Ethernet.</td>
</tr>
</tbody>
</table>

Reference

For further information about PROFINET refer to the From PROFIBUS DP to PROFINET IO programming manual. This manual also provides a comprehensive overview of the new PROFINET blocks and system status lists.
6.4 Blocks in PROFINET IO

Compatibility of the New Blocks
For PROFINET IO, some new blocks were created, among other things, because larger configurations are now possible with PROFINET. You can also use the new blocks with PROFIBUS.

Comparison of the System and Standard Functions of PROFINET IO and PROFIBUS DP
For CPUs with an integrated PROFINET interface, the table below provides you with an overview of the following functions:

- System and standard functions for SIMATIC that you may need to replace when converting from PROFIBUS DP to PROFINET IO.
- New system and standard functions

<table>
<thead>
<tr>
<th>Blocks</th>
<th>PROFINET IO</th>
<th>PROFIBUS DP</th>
</tr>
</thead>
<tbody>
<tr>
<td>SFC 12</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Deactivation and activation of DP slaves/I/O devices</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>S7-400: As of firmware V5.0</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>SFC 13</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Read diagnostic data of a DP slave</td>
<td>Replacement:</td>
<td></td>
</tr>
<tr>
<td>Event-related: SFB 54</td>
<td></td>
<td></td>
</tr>
<tr>
<td>State-related: SFB 52</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SFC 58/59</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Write/read record in the I/O devices</td>
<td>Replacement: SFB 53/52</td>
<td>Yes, if you have not already replaced these SFBs under DPV 1 by SFB 53/52.</td>
</tr>
<tr>
<td>SFB 53/52</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Read/write record</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SFB 54</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Evaluate interrupts</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SFB 81</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Read predefined parameters</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SFC 5</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Query start address of a module</td>
<td>Replacement: SFC 70</td>
<td></td>
</tr>
<tr>
<td>SFC 70</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Query start address of a module</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SFC 49</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Query the slot belonging to a logical address</td>
<td>Replacement: SFC 71</td>
<td></td>
</tr>
</tbody>
</table>
The following table provides an overview of the system and standard functions for SIMATIC, whose functionality must be implemented by other functions when converting from PROFIBUS DP to PROFINET IO.

<table>
<thead>
<tr>
<th>Blocks</th>
<th>PROFINET IO</th>
<th>PROFIBUS DP</th>
</tr>
</thead>
<tbody>
<tr>
<td>SFC 71</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Query the slot belonging to a logical address</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

You cannot use the following SIMATIC system and standard functions with PROFINET IO:
- SFC 7 Trigger hardware interrupt on DP master
- SFC 11 Synchronize groups of DP slaves
- SFC 72 Read data from a communication partner within local S7 station
- SFC 73 Write data to a communication partner within local S7 station
- SFC 74 Abort an existing connection to a communication partner within local S7 station
- SFC 103 Determine the bus typology in a DP master

Comparison of the Organization Blocks of PROFINET IO and PROFIBUS DP

The following table lists the changes at OBs 83 und OB 86:

<table>
<thead>
<tr>
<th>Blocks</th>
<th>PROFINET IO</th>
<th>PROFIBUS DP</th>
</tr>
</thead>
<tbody>
<tr>
<td>OB 83</td>
<td>New error information</td>
<td>Unchanged</td>
</tr>
<tr>
<td>Removing and inserting modules during operation</td>
<td></td>
<td></td>
</tr>
<tr>
<td>OB 86</td>
<td>New error information</td>
<td>Unchanged</td>
</tr>
<tr>
<td>Rack failure</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Detailed Information
For detailed descriptions of the individual blocks, refer to the manual System Software for S7-300/400 System and Standard Functions.

6.5 System status lists for PROFINET IO

Introduction
The CPU makes certain information available and stores this information in the "System status list".

The system status list describes the current status of the automation system. It provides an overview of the configuration, the current parameter assignment, the current statuses and sequences in the CPU, and the assigned modules.

The system status list data can only be read out, but not be changed. The system status list is a virtual list that is compiled only on request.

From a system status list you receive the following information via the PROFINET IO system:
- System data
- Module status information in the CPU
- Diagnostic data from a module
- Diagnostic buffer

Compatibility of the New System Status Lists
For PROFINET IO, some new system status lists were created, among other things, because larger configurations are now possible with PROFINET.

You can also use these new system status lists with PROFIBUS.

You can continue to use a known PROFIBUS system status list that is also supported by PROFINET. If you use a system status list in PROFINET that PROFINET does not support, an error code is returned in RET_VAL (8083: Index wrong or not permitted).

Comparison of the System Status Lists of PROFINET IO and PROFIBUS DP

<table>
<thead>
<tr>
<th>SSL-ID</th>
<th>PROFINET IO</th>
<th>PROFIBUS DP</th>
<th>Applicability</th>
</tr>
</thead>
<tbody>
<tr>
<td>W#16#0591</td>
<td>Yes Parameter adr1 changed</td>
<td>Yes</td>
<td>Module status information for the interfaces of a module</td>
</tr>
<tr>
<td>W#16#0C91</td>
<td>Yes Parameter adr1/adr2 and set/actual type identifier changed</td>
<td>Yes</td>
<td>Module status information of a module in a central configuration or attached to an integrated DP or PN interface, or an external DP interface using the logical address of the module.</td>
</tr>
</tbody>
</table>
## 6.5 System status lists for PROFINET IO

<table>
<thead>
<tr>
<th>SSL-ID</th>
<th>PROFINET IO</th>
<th>PROFIBUS DP</th>
<th>Applicability</th>
</tr>
</thead>
<tbody>
<tr>
<td>W#16#4C91</td>
<td>Yes, Parameter adr1 changed</td>
<td>Yes, internal interface</td>
<td>Module status information of a module attached to an external DP or PN</td>
</tr>
<tr>
<td></td>
<td>No, external interface</td>
<td>No, external interface</td>
<td>interface using the start address</td>
</tr>
<tr>
<td>W#16#0D91</td>
<td>Yes, Parameter adr1 changed</td>
<td>Yes, internal interface</td>
<td>Module status information of all modules</td>
</tr>
<tr>
<td></td>
<td>No, external interface</td>
<td>No, external interface</td>
<td>in the specified rack/station</td>
</tr>
<tr>
<td>W#16#0696</td>
<td>Yes, internal interface</td>
<td>No</td>
<td>Module status information of all</td>
</tr>
<tr>
<td></td>
<td>No, external interface</td>
<td></td>
<td>submodules on an internal interface of</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>a module using the logical address of the</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>module, not possible for submodule 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>(= module)</td>
</tr>
<tr>
<td>W#16#0C96</td>
<td>Yes</td>
<td>Yes, internal interface</td>
<td>Module status information of a</td>
</tr>
<tr>
<td></td>
<td>No, external interface</td>
<td>No, external interface</td>
<td>submodule using the logical address of</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>this submodule</td>
</tr>
<tr>
<td>W#16#xy92</td>
<td>No, Replacement: SSL-ID</td>
<td>Yes</td>
<td>Rack/stations status information</td>
</tr>
<tr>
<td></td>
<td>W#16#0x94</td>
<td></td>
<td>Replace this system status list with the system status list with ID W#16#xy94</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>in PROFIBUS DP, as well.</td>
</tr>
<tr>
<td>W#16#0x94</td>
<td>Yes</td>
<td>No</td>
<td>Rack/station status information</td>
</tr>
</tbody>
</table>

### Detailed Information

For detailed descriptions of the individual system status lists, refer to the manual *System Software for S7-300/400 System and Standard Functions*. 
6.6 Open Communication Via Industrial Ethernet

Requirement

- STEP 7 V5.4 + Servicepack 1 or higher

Functionality

CPUs with Firmware V5.0 or higher and integrated PROFINET interface support the open communication functionality via Industrial Ethernet (in short: open IE communication).

Following services are available for open IE communication:

- Connection oriented protocols:
  
  Prior to data transmission connection oriented protocols establish a logical connection to the communication partner and close this again, if necessary, after transmission is completed. Connection oriented protocols are used when security in especially important in data transmission. A physical cable can generally accommodate several logical connections. The maximum message frame length is 32 KB.
  
  The following connection oriented protocols are supported for the FBs for open IE communication:
  - TCP according to RFC 793
  - ISO on TCP according to RFC 1006

- Connectionless protocols:
  
  Connectionless protocols operate without a logical connection. There is also no establishing or terminating a connection to remote partner. Connectionless protocols transfer the data unacknowledged and thus unsecured to the remote partner. The maximum message frame length is 1472 bytes.
  
  The following connectionless protocols are supported for the FBs for open communication by means of Industrial Ethernet:
  - UDP according to RFC 768

How to use open IE communication

To allow data to be exchanged with other communication partners, STEP 7 provides the following FBs and UDTs under "Communication Blocks" in the "Standard Library":

- Connection oriented protocols: TCP/ISO-on-TCP
  - FB 63 "TSEND" for sending data
  - FB 64 "TRCV" for receiving data
  - FB 65 "TCON", for connecting
  - FB 66 "TDISCON", for disconnecting
  - UDT 65 "TCON_PAR" with the data structure for the configuration of the connection
• Connectionless protocol: UDP
  – FB 67 "TUSEND" for sending data
  – FB 68 "TURCV" for receiving data
  – FB 65 "TCON" for establishing the local communication access point
  – FB 66 "TDISCON" for resolving the local communication access point
  – UDT 65 "TCON_PAR" with the data structure for configuring the local communication access point
  – UDT 66 "TCON_ADR" with the data structure of the address parameters of the remote partner

Data blocks for the Configuration of the Connection

• Data blocks for configuring TCP and ISO-on-TCP connections
  To configure your connection at TCP and ISO-on-TCP, you need to create a DB that contains the data structure of UDT 65 "TCON_PAR." This data structure contains all parameters you need to establish the connection. You need to create such a data structure for each connection, and you can also organize it in a global DB.
  Connection parameter CONNECT of FB 65 "TCON" reports the address of the corresponding connection description to the user program (for example, P#DB100.DBX0.0 byte 64).

• Data blocks for the configuration the local UDP communication access point
  To assign parameters for the local communication access point, create a DB containing the data structure from the UDT 65 "TCON_PAR" This data structure contains the required parameters you need to establish the connection between the user program and the communication level of the operating system.
  The CONNECT parameter of the FB 65 "TCON" contains a reference to the address of the corresponding connection description (e.g. P#DB100.DBX0.0 Byte 64).

Note
Setting up the Connection Description (UDT 65)
You have to enter the interface which is to be used for communication in the parameter "local_device_id" in the UDT 65 "TCON_PAR".
This is 16#5 for connection types TCP, UDP, ISO on TCP via the PN interface.
It is 16#0 for connection type ISO on TCP via a CP 443-1.
Establishing a Connection for Communication

- Use with TCP and IS-on-CP
  Both communication partners call FB 65 "TCON" to establish the connection. In your connection configuration, you define which communication partner activates the connection, and which communication partner responds to the request with a passive connection. To determine the number of possible connections, refer to your CPU's technical specifications.

  The CPU automatically monitors and holds the active connection.

  If the connection is broken, for example by line interruption or by the remote communication partner, the active partner tries to reestablish the connection. You do not have to call FB 65 "TCON" again.

  FB 66 "TDISCON" disconnects the CPU from a communication partner, as does STOP mode. To reestablish the connection you have to call FB65 "TCON" again.

  - Use with UDP
    Both communication partners call FB 65 "TCON" to set up their local communication access point. This establishes a connection between the user program and operating system's communication level. No connection is established to the remote partner.

      The local access point is used to send and receive UDP telegrams.

Disconnecting

- Use with TCP and IS-on-CP
  FB 66 "TDISCON" disconnects the communication connection between CPU and communication partner.

- Use with UDP
  FB 66 "TDISCON" disconnects the local communication access point, i.e., the connection between user program and communication level of operating system is interrupted.

Options for Interrupting the Communication Connection

Events causing interruptions of communication:

- You program the cancellation of connections at FB 66 "TDISCON."
- The CPU goes from RUN to STOP.
- At POWER OFF / POWER ON

Reference

For detailed information on the blocks described earlier, refer to the STEP 7 Online Help.
6.7 SNMP Communication Service

Availability

The SNMP communication service is available for CPUs with integrated PROFINET interface and Firmware 5.0 or higher.

Properties

Network diagnostics SNMP (Simple Network Management Protocol) is the standardized protocol for diagnostics of the Ethernet network infrastructure. In the office setting and in automation engineering, devices from many different manufacturers support SNMP on the Ethernet. SNMP-based applications can be operated on the same network in parallel to applications with PROFINET.

Configuration of the SNMP OPC server is integrated in the STEP 7 Hardware Configuration application. Already configured S7 modules from the STEP 7 project can be transferred directly. As an alternative to STEP 7, you can also perform the configuration with the NCM PC (included on the SIMATIC NET CD). All Ethernet devices can be detected by means of their IP address and/or the SNMP protocol (SNMP V1) and transferred to the configuration. The SIMATIC NET SNMP OPC server also provides detection of PROFINET devices using the DCP protocol.

Integration in STEP 7

Applications based on SNMP can be operated on the same network at the same time as applications with PROFINET. A STEP 7 connection is not required for network management with the SNMP protocol.

Diagnostics with SNMP OPC Server in SIMATIC NET

The SNMP OPC server software provides diagnostic and parameter assignment functions for all SNMP devices. The OPC server uses the SNMP protocol to perform data exchange with SNMP devices.

All information can be integrated in OPC-compatible systems, such as the WinCC HMI system. This enables process and network diagnostics to be combined in the HMI system.

Reference

For further information on the SNMP communication service and diagnostics with SNMP, refer to the PROFINET System Description.
6.8  PN/IO Address Areas of the CPUs 41x-3PN/DP

Address Areas of the CPUs 41x-3 PN/DP

Table 6-5  PROFINET IO address areas of the CPUs

<table>
<thead>
<tr>
<th>Address area</th>
<th>CPU 414-3 PN/DP</th>
<th>CPU 416-3 PN/DP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size of the process image</td>
<td>8 KB</td>
<td>16 KB</td>
</tr>
<tr>
<td>for the respective inputs and outputs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PROFINET address area,</td>
<td>8 KB</td>
<td>8 KB</td>
</tr>
<tr>
<td>for inputs and outputs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of those in process image for I/Os</td>
<td>Bytes 0 to 255</td>
<td>Bytes 0 to 512</td>
</tr>
<tr>
<td>for I/Os</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Diagnostics addresses occupy in the input address range 1 byte each for the IO controller, the PN interface and the IO devices (header module at slot 0), and for each module without user data within the device (power module of ET 200S, for example). You can use these addresses, for example, to read module-specific diagnostics data records by calling SFB 52. The diagnostic addresses are specified in your configuration. If you do not specify any diagnostic addresses, STEP 7 assigns these DP diagnostic addresses in ascending order, starting at the highest byte address.
7.1 Basics

Overview

Data that belongs together in terms of its content and describes a process state at a specific point in time is known as consistent data. To maintain consistency, the data should not be changed or updated during processing or transmission.

Example

To ensure that the CPU has a consistent image of the process signals for the duration of cyclic program scanning, the process signals are read from the process image inputs prior to program scanning and written to the process image outputs after the program scanning. Subsequently, during program scanning when the address area "inputs" (I) and "outputs" (O) are addressed, the user program addresses the internal memory area of the CPU on which the image of the inputs and outputs is located instead of directly accessing the signal modules.

SFC 81 "UBLKMOV"

With SFC 81 "UBLKMOV" (uninterruptible block move), you can copy the contents of a memory area (= source area) consistently to a different memory area (= destination area). The copy operation cannot be interrupted by other operating system activities.

SFC 81 "UBLKMOV" enables you to copy the following memory areas:

- Bit memory
- DB contents
- Process Image of Inputs
- Process Image of Outputs

The maximum amount of data you can copy is 512 bytes. Remember the restrictions for the specific CPU as described, for example, in the operations list.

Since copying cannot be interrupted, the interrupt reaction times of your CPU may increase when using SFC 81 "UBLKMOV".

The source and destination areas must not overlap. If the specified destination area is larger than the source area, the function only copies as much data to the destination area as that contained in the source area. If the specified destination area is smaller than the source area, the function only copies as much data as can be written to the destination area.

For information on SFC81, refer to the corresponding online help and to the System and Standard Functions manual.
7.2 Consistency for communication blocks and functions

Overview

Using S7-400, the communication jobs are not processed at the scan cycle checkpoint; instead, in fixed time slices during the program cycle.

In the system the byte, word and double word data formats can always be processed consistently, in other words, the transfer or processing of 1 byte, 1 word (= 2 bytes) or 1 double word (= 4 bytes) cannot be interrupted.

If communication blocks (such as SFB^12 "BSEND") are called in the user program, which are only used in pairs (such as SFB 12 "BSEND" and SFB 13 "BRCV") and which share access to data, the access to this data area can be coordinated between themselves, for example, using the "DONE" parameter. Data consistency of the communication areas transmitted locally with a communication block can thus be ensured in the user program.

S7 communication functions such as SFB 14 "GET", SFB 15 "PUT" react differently because no block is needed in the user program of the destination device. In this case the size of data consistency has to be taken into account beforehand during the programming phase.

Access to the Work Memory of the CPU

The communication functions of the operating system access the work memory of the CPU in fixed field lengths. The field size is a variable length up to a maximum of 462 bytes.
7.3 Consistent Reading and Writing of Data from and to DP Standard Slaves/IO Devices

Reading Data Consistently from a DP Standard Slave/IO Device Using SFC 14 "DPRD_DAT"

Using SFC14 "DPRD_DAT" (read consistent data of a DP standard slave) you can consistently read the data of a DP standard slave.

If no error occurred during the data transmission, the read data are entered in the destination area defined by RECORD.

The destination area must be the same length as the one you configured for the selected module with STEP 7.

By invoking SFC14 you can only access the data of one module / DP ID at the configured start address.

For information on SFC14, refer to the corresponding online help and to the System and Standard Functions manual.

Writing Data Consistently to a DP Standard Slave/IO Device Using SFC 15 "DPWR_DAT"

Using SFC 15 "DPWR_DAT" (write consistent data to a DP standard slave) you can consistently write data to the DP standard slave or IO device addressed in the RECORD.

The source area must be the same length as the one you configured for the selected module with STEP 7.

Upper Limit for the Transmission of Consistent User Data to a DP Slave

The PROFIBUS DP standard defines the upper limit for the transmission of consistent user data to a DP slave. For this reason a maximum of 64 words = 128 bytes of user data can be consistently transferred in a block to the DP slave.

During the configuration you can determine the size of the consistent area. You can set a maximum length of consistent data at 64 words = 128 bytes in the special identification format (SKF) (128 bytes for inputs and 128 bytes for outputs); the data block size cannot exceed this.

This upper limit only applies to pure user data. Diagnostics and parameter data are regrouped into full records and therefore always transferred consistently.

In the general identification format (AKF) the maximum length of consistent data can be set at 16 words = 32 bytes (32 bytes for inputs and 32 bytes for outputs); the data block size cannot exceed this.

Note in this context that a CPU 41x in a general environment acting as a DP slave on a third-party master (connection defined by GSD) has to be configured with the general identification format. The transfer memory of a CPU 41x acting as a DP slave to the PROFIBUS DP can therefore be a maximum of 16 words = 32 bytes.
Consistent Data

7.3 Consistent Reading and Writing of Data from and to DP Standard Slaves/IO Devices

For information on SFC 15, refer to the corresponding online help and to the *System and Standard Functions* manual.

---

**Note**

The PROFIBUS DP standard defines the upper limit for the transmission of consistent user data. Typical DP standard slaves adhere to this upper limit. In older CPUs (<1999) there are restrictions in the transmission of consistent user data depending on the CPU. For these CPUs you can determine the maximum length of the data which the CPU can consistently read and write to and from the DP standard in the respective technical specifications under the index entry "DP Master – User data per DP slave". Newer CPUs are capable of exceeding the value for the amount of data that a DP standard slave can send and receive.

---

**Upper Limit for the Transmission of Consistent User Data to a IO Device**

There is a 255 bytes upper limit for the transmission of consistent user data on an IO device. Even when more than 255 bytes can be transmitted on an IO device, only a maximum of 255 bytes can be consistently transmitted.

**Consistent Data Access without the Use of SFC 14 or SFC 15**

Consistent data access of > 4 bytes without using SFC 14 or SFC 15 is possible for the CPUs described in this manual. The data area of a DP slave or IO devices that should transfer consistently is transferred to a process image partition. The information in this area is therefore always consistent. You can subsequently use load/transfer commands (such as L IW 1) to access the process image. This is an especially convenient and efficient (low runtime load) way to access consistent data. This allows efficient integration and configuration of drives or other DP slaves, for example.

An I/O access error does **not** occur with direct access (e.g. L PIW or T PQW).

The following is important for converting from the SFC14/15 method to the process image method:

- **SFC 50 "RD_LGADR" outputs another address area with the SFC 14/15 method as with the process image method.**
- **PROFIBUS DP via Interface interface:**
  - When converting from the SFC14/15 method to the process image method, it is not recommended to use the system functions and the process image at the same time. Although the process image is updated when writing with the system function SFC15, this is not the case when reading. In other words, the consistency between the process image values and the values of the system function SFC14 is not ensured.
  - **PROFIBUS-DP via CP 443-5 Extended:**
    - If you are using a CP 443-5 ext, the simultaneous use of SFC14/15 and the process image results in the following errors, you cannot read/write into the process image and/or you can no longer read/write with SFC 14/15.
Example:

The following example (of the process image partition 3 “TPA 3”) shows such a configuration in HW Config:

- TPA 3 at output: These 50 bytes are stored consistent in the process image partition 3 (pull-down list "Consistent over -> entire length") and can therefore be read through the normal "load input xy" commands.
- Selecting "Process Image Partition -> ---" under input in the pull-down menu means: do not store in a process image. Then the handling can only be performed using the system functions SFC14/15.
Consistent Data

7.3 Consistent Reading and Writing of Data from and to DP Standard Slaves/IO Devices
8.1 Overview of the memory concept of S7-400 CPUs

Organization of Memory Areas

The memory of the S7 CPUs can be divided into the following areas:

- **External load memory**
  - RAM with battery backup or retentive flash memory
  - Load memory
  - For project data (blocks, symbols, comments, configuration and parameter assignment data)

- **Integrated load memory**
  - RAM with battery backup

- **Working memory code**
  - For the program
  - RAM with battery backup
  - Process Image of Inputs And Outputs
  - Diagnostic buffer
  - Working memory
  - For runtime-relevant blocks

- **Working memory data**
  - for data
  - RAM with battery backup
  - Local data stack

- **System memory**
  - Contains flags, timers, counters, Block stack and interrupt stack
  - RAM with battery backup

Figure 8-1 Memory areas of the S7-CPUs
Important note for CPUs with selectable allocation of the work memory

If you change the work memory allocation by modifying parameters, this work memory is reorganized when you load system data into the CPU. The result of this is that data blocks that were created with SFC are deleted, and the remaining data blocks are assigned initial values from the load memory.

The usable size of the working memory for logic or data blocks is changed when loading the system data if you change the following parameters:

- Size of the process image (byte-oriented; in the "Cycle/Clock Memory" tab)
- Communication resources (S7-400 only; "Memory" tab)
- Size of the diagnostic buffer ("Diagnostics/Clock" tab)
- Number of local data for all priority classes ("Memory" tab)

Basis for Calculating the Required Working Memory

To ensure that you do not exceed the available amount of working memory on the CPU, you must take into consideration the following memory requirements when assigning parameters:

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Required working memory</th>
<th>In code/data memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size of the process image (inputs)</td>
<td>12 bytes per byte in the process input image</td>
<td>Code memory</td>
</tr>
<tr>
<td>Size of the process image (outputs)</td>
<td>12 bytes per byte in the process output image</td>
<td>Code memory</td>
</tr>
<tr>
<td>Communication resources (jobs)</td>
<td>72 bytes per communication job</td>
<td>Code memory</td>
</tr>
<tr>
<td>Size of the diagnostic buffer</td>
<td>32 bytes per entry in the diagnostic buffer</td>
<td>Code memory</td>
</tr>
<tr>
<td>Quantity of local data</td>
<td>1 byte per byte of local data</td>
<td>Data memory</td>
</tr>
</tbody>
</table>

Memory Types in S7-400 CPUs

- Load memory for project data, such as blocks, configuration and parameter assignment data, including symbols and comments as of version 5.1.
- Work memory for the runtime-relevant blocks (logic blocks and data blocks).
- System memory (RAM) contains the memory elements that each CPU makes available to the user program, such as bit memory, timers and counters. System memory also contains the block stack.
System memory of the CPU also makes temporary memory available (local data stack, diagnostic buffer and communication resources) that is assigned to the program for the temporary data of a called block. These data are only valid as long as the block is active.

By changing the default values for the process image, local data, diagnostic buffer and communication resources (see object properties of the CPU in HW Config), you can influence the work memory available to the runtime-relevant blocks.

Notice
Please note the following if you expand the process image of a CPU. Make sure that you configure the modules that can only be operated above the process image in such a way that they are also positioned above the expanded process image. This applies, in particular, to IP and WF modules that you operate in the S5 adapter casing in an S7-400.

Flexible Memory Capacity

- Work memory:
  The capacity of the work memory is determined by selecting the appropriate CPU from the graded range of CPUs.

- Load memory:
  The integrated load memory is sufficient for small and medium-sized programs.
  The load memory can be increased for larger programs by inserting the RAM memory card.
  Flash memory cards are also available to ensure that programs are retained in the event of a power failure even without a backup battery. Flash memory cards can also be used (more than 4 MB, at CPUs with FW Version 5.0 more than 8 MB) to send and run operating system updates.

Backup

- The backup battery provides backup power for the integrated and external part of the load memory, the data section of the working memory and the code section.
8.2 Overview of the startup scenarios for S7-400 CPUs

Cold Start

- During a cold restart, all data (process image, bit memory, timers, counters and data blocks) are reset to the start values stored in the program (load memory), irrespective of whether they were configured as retentive or non-retentive.
- Program execution is restarted at the beginning (startup OB or OB1).

Restart (Warm Restart)

- A warm restart resets the process image and the non-retentive flags, timers, times and counters.
  Retentive flags, times and counters retain their last valid value.
  All data blocks assigned the "Non Retain" attribute are reset to the load values. The remaining data blocks retain their last valid value.
- Program execution is restarted at the beginning (startup OB or OB1).
- After a power supply interruption, the warm restart function is only available in backup mode.

Hot restart

- When a hot restart is performed, all data and the process image retain their last valid value.
- Program execution is resumed at the breakpoint.
- The outputs do not change their status until the current cycle is completed.
- After a power supply interruption, the hot restart function is only available in backup mode.
9.1 Cycle time

Definition of the Cycle Time

The cycle time represents the time that an operating system needs to execute a program, that is, one OB 1 cycle, including all program sections and system activities interrupting this cycle.

This time is monitored.

Time-Sharing Model

Cyclic program scanning, and thus also processing of the user program, is performed in time slices. So that you can better appreciate these processes, we will assume in the following that each time slice is exactly 1 ms long.

Process Image

The process signals are read or written prior to program scanning so that a consistent image of the process signals is available to the CPU for the duration of cyclic program scanning. Then the CPU does not directly access the signal modules during program scanning when the address area "inputs" (I) and "outputs" (O) are addressed, but addresses instead the internal memory area of the CPU on which the image of the inputs and outputs is located.

The Cyclic Program Scanning Process

The following table and figure illustrate the phases of cyclic program scanning.

<table>
<thead>
<tr>
<th>Step</th>
<th>Process</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>The operating system starts the scan cycle monitoring time.</td>
</tr>
<tr>
<td>2</td>
<td>The CPU writes the values from the process-image output table in the output modules.</td>
</tr>
<tr>
<td>3</td>
<td>The CPU reads out the status of the inputs at the input modules and updates the process-image input table.</td>
</tr>
<tr>
<td>4</td>
<td>The CPU processes the user program in time slices and performs the operations specified in the program.</td>
</tr>
<tr>
<td>5</td>
<td>At the end of a cycle, the operating system executes pending tasks, such as the loading and clearing of blocks.</td>
</tr>
<tr>
<td>6</td>
<td>The CPU then goes back to the beginning of the cycle after the configured minimum cycle time, as necessary, and starts cycle time monitoring again.</td>
</tr>
</tbody>
</table>
### Parts of the Cycle Time

- **PIQ**: Process Image of Outputs
- **PII**: Process Image of Inputs
- **SCC**: Scan cycle checkpoint
- **OS**: Operating system

**Figure 9-1**  
Parts and Composition of the Cycle Time
9.2 Cycle Time Calculation

Increasing the Cycle Time

Basically, you should note that the cycle time of a user program is increased by the following:

- Time-driven interrupt processing
- Hardware interrupt processing
- Diagnostics and error handling
- Communications via the MPI, PROFINET interface and CPs connected automation-system internally (for example, Ethernet, PROFIBUS DP); included in the communication load
- Special functions such as control and monitoring of tags or block status
- Transfer and clearance of blocks, compression of the user program memory
- Internal memory test

Influencing factors

The following table indicates the factors that influence the cycle time.

<table>
<thead>
<tr>
<th>Factors</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transfer time for the process-image output table (PIQ) and the process-image input table (PII)</td>
<td>... See table &quot;Portions of the process image transfer time&quot;</td>
</tr>
<tr>
<td>User program execution time</td>
<td>... is calculated from the execution times of the different instructions, see S7-400 Instruction List.</td>
</tr>
<tr>
<td>Operating system scan time at the scan cycle checkpoint</td>
<td>... See table &quot;Operating system scan time at the scan cycle checkpoint&quot;</td>
</tr>
<tr>
<td>Increase in the cycle time through communications</td>
<td>You set the maximum permissible cycle load expected for communication in % in STEP 7, see manual Programming with STEP 7.</td>
</tr>
<tr>
<td>Impact of interrupts on the cycle time</td>
<td>Interrupt can interrupt the user program at any time. ... See table &quot;Increase in cycle time by nesting interrupts&quot;</td>
</tr>
</tbody>
</table>
Process Image Updating

The table below shows the CPU times for process image updating (process image transfer time). The times listed in the table are "ideal values" that may be increased by the occurrence of interrupts and by CPU communications.

The transfer time for process image updating is calculated as follows:

\[ C + \text{portion in central controller (from row A of the following table)} \]
\[ + \text{portion in the expansion rack with local connection (from row B)} \]
\[ + \text{portion in the expansion rack with remote connection (from row C)} \]
\[ + \text{portion over integrated DP interface (from row D)} \]
\[ + \text{portion of consistent data over integrated DP interface (from row E1)} \]
\[ + \text{portion of consistent data over external DP interface (from row E2)} \]

\[ = \text{Transfer time for the process image update} \]

The tables below show the individual portions of the transfer time process image updating (process image transfer time). The times listed in the table are "ideal values" that may be increased by the occurrence of interrupts and by CPU communications.

<table>
<thead>
<tr>
<th>Portions</th>
<th>CPU 414</th>
<th>CPU 416</th>
</tr>
</thead>
<tbody>
<tr>
<td>( n ) = number of bytes in the process image</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C Base load</td>
<td>7 µs</td>
<td>5 µs</td>
</tr>
<tr>
<td>O In the central rack</td>
<td>( n \times 1.8 ) µs</td>
<td>( n \times 1.75 ) µs</td>
</tr>
<tr>
<td>B In the expansion rack with local connection</td>
<td>( n \times 5.5 ) µs</td>
<td>( n \times 5.4 ) µs</td>
</tr>
<tr>
<td>C In the expansion rack with remote connection</td>
<td>( n \times 12 ) µs</td>
<td>( n \times 11 ) µs</td>
</tr>
<tr>
<td>D 1 In the DP area for the integrated DP interface</td>
<td>( n \times 0.5 ) µs</td>
<td>( n \times 0.45 ) µs</td>
</tr>
<tr>
<td>D 2 In the DP area for the external DP interface CP 443-5 extended</td>
<td>( n \times 2.5 ) µs</td>
<td>( n \times 2.4 ) µs</td>
</tr>
<tr>
<td>E 1 Consistent data in the process image for the integrated DP interface</td>
<td>( n \times 0.45 ) µs</td>
<td>( n \times 0.3 ) µs</td>
</tr>
<tr>
<td>E 2 Consistent data in the process image for the external DP interface (CP 443-5 extended)</td>
<td>( n \times 2.0 ) µs</td>
<td>( n \times 2.0 ) µs</td>
</tr>
<tr>
<td>F 1 In the PN/IO area for the integrated interface</td>
<td>( n \times 5.6 ) µs</td>
<td>( n \times 5.6 ) µs</td>
</tr>
<tr>
<td>F 2 In the PN/IO area for the external interface CP 443-1 EX 41</td>
<td>( n \times 3.1 ) µs</td>
<td>( n \times 2.8 ) µs</td>
</tr>
</tbody>
</table>

1 In the case of I/O modules that are plugged into the central rack or an expansion rack, the specified value contains the runtime of the I/O module
2 Measured with the IM 460-3 and IM 461-3 with a connection length of 100 m
Operating System Scan Time at the Scan Cycle Checkpoint

The table below lists the operating system scan times at the scan cycle checkpoint of the CPUs.

*In the case of I/O modules that are plugged into the central rack or an expansion rack, the specified value contains the runtime of the I/O module
** Measured with the IM 460-3 and IM 461-3 with a connection length of 100 m
*** The areas set in HW Config that are written once to the I/O or are read once from the I/O and are therefore consistent.

Table 9-4 Operating System Scan Time at the Scan Cycle Checkpoint

<table>
<thead>
<tr>
<th>Process</th>
<th>CPU 414</th>
<th>CPU 416</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scan cycle control at the SCC</td>
<td>160 µs to 239 µs</td>
<td>104 µs to 163 µs</td>
</tr>
<tr>
<td></td>
<td>Ø 168 µs</td>
<td>Ø 109 µs</td>
</tr>
</tbody>
</table>

Increase in cycle time by nesting interrupts

Table 9-5 Increase in cycle time by nesting interrupts

<table>
<thead>
<tr>
<th>CPU</th>
<th>Hardware interrupt</th>
<th>Diagnostic interrupt</th>
<th>Time-of-day Interrupt</th>
<th>Time-delay interrupt</th>
<th>Cyclic interrupt</th>
<th>Programming / PI/O access error</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU 414</td>
<td>314 µs</td>
<td>308 µs</td>
<td>237 µs</td>
<td>217 µs</td>
<td>210 µs</td>
<td>84 µs / 84 µs</td>
</tr>
<tr>
<td>CPU 416</td>
<td>213 µs</td>
<td>232 µs</td>
<td>139 µs</td>
<td>135 µs</td>
<td>141 µs</td>
<td>55 µs / 56 µs</td>
</tr>
</tbody>
</table>

You have to add the program execution time at the interrupt level to this increase.
If several interrupts are nested, their times must be added together.
9.3 Different cycle times

Fundamentals

The length of the cycle time (T_{cyc}) is not identical in each cycle. The following figure shows different cycle times, T_{cyc1} and T_{cyc2}. T_{cyc2} is longer than T_{cyc1}, because the cyclically scanned OB 1 is interrupted by a time-of-day interrupt OB (here, OB10).

Figure 9-2 Different cycle times

Fluctuation of the block processing time (e.g. OB 1) may also be a factor causing cycle time fluctuation, due to:

- Conditional commands
- Conditional block calls
- Different program paths,
- Loops, etc.

Maximum Cycle Time

You can modify the default maximum cycle time in STEP 7 (cycle monitoring time). When this time has expired, OB 80 is called. In OB 80 you can specify how the CPU is to react to time errors. If you do not retrigger the cycle time with SFC43, OB 80 doubles the cycle time at the first call. In this case, the CPU goes to STOP at the second call of OB 80.

If there is no OB 80 in the CPU memory, the CPU goes to STOP.
Minimum Cycle Time

You can set a minimum cycle time for a CPU in STEP 7. This is appropriate in the following cases:

- you want the intervals of time between the start of program scanning of OB1 (free cycle) to be roughly of the same length.
- updating of the process images would be performed unnecessarily often with too short a cycle time.
- You want to process a program with the OB 90 in the background.

T\text{min} = the adjustable minimum cycle time  
T\text{max} = the adjustable maximum cycle time  
T\text{cyc} = the cycle time  
T\text{wait} = the difference between T\text{min} and the actual cycle time; in this time, any interrupts that occur, the background OB and the SCC tasks can be processed.  
PCI = priority class

The actual cycle time is the sum of T\text{cyc} and T\text{wait}. It is always greater than or equal to T\text{min}.
9.4 Communication Load

Overview

The CPU operating system continually makes available to communications the percentage you configured for the overall CPU processing performance (time sharing). Processing performance not required for communication is made available to other processes.

In the hardware configuration, you can set the load due to communications between 5% and 50%. By default, the value is set to 20%.

This percentage should be regarded as an average value, in other words, the communications component can be considerably greater than 20% in a time slice. On the other hand, the communications component in the next time slice is only a few or zero percent.

This fact is also expressed by the following equation:

\[
\text{Actual cycle time} = \text{Cycle time} \times \frac{100}{100 - \text{configured communication load in %}}
\]

Round up the result to the next whole number!

Figure 9-4 Equation: Influence of Communication Load

Data Consistency

The user program is interrupted for communications processing. The interrupt can be executed after any instruction. These communication jobs can modify the program data. This means that the data consistency cannot be guaranteed for the duration of several accesses.

The section Consistent Data provides more information about how to ensure consistency when there is more than one command.

Figure 9-5 Breakdown of a time slice

Of the part remaining, the operating system of the S7-400 requires only a negligibly small amount for internal tasks.
Example: 20% communication load

You have configured a communication load of 20% in the hardware configuration. The calculated cycle time is 10 ms.

A 20% communication load means that, on average, 200 μs and 800 μs of the time slice remain for communications and the user program, respectively. The CPU therefore requires 10 ms / 800 μs = 13 time slices to process one cycle. This means that the actual cycle time is 13 times a 1 ms time slice = 13 ms, if the CPU fully utilizes the configured communication load.

This means that 20% communications do not increase the cycle linearly by 2 ms but by 3 ms.

Example: 50% communication load

You have configured a communication load of 50% in the hardware configuration. The calculated cycle time is 10 ms.

This means that 500 μs of each time slice remain for the cycle. The CPU therefore requires 10 ms / 500 μs = 20 time slices to process one cycle. This means that the actual cycle time is 20 ms if the CPU fully utilizes the configured communication load.

A 50% communication load means that 500 μs of the time slice remain for communication and 500 μs for the user program. The CPU therefore requires 10 ms / 500 μs = 20 time slices to process one cycle. This means that the actual cycle time is 20 times a 1 ms time slice = 20 ms, if the CPU fully utilizes the configured communication load.

This means that 50% communications do not increase the cycle linearly by 5 ms but by 10 ms.
Dependency of the Actual Cycle Time on the Communication Load

The following figure describes the non-linear dependency of the actual cycle time on the communication load. This example uses a cycle time of 10 ms.

![Figure 9-6 Dependency of the Cycle Time on the Communication Load](image)

Further Effect on the Actual Cycle Time

Due to the increase in the cycle time as a result of the communications component, even more asynchronous events occur, from a statistical point of view, within an OB 1 cycle than, say, interrupts. This also increases the OB 1 cycle. This extension depends on the number of events that occur per OB 1 cycle and the time required to process these events.

Notes

- Check the effects of a change of the value for the parameter "Cycle load due to communications" in system operation.
- The communication load must be taken into account when you set the maximum cycle time, since time errors will occur if it is not.

Recommendations

- If possible, apply the default value.
- Use a larger value only if the CPU is being used primarily for communication purposes and the user program is non-time-critical. In all other cases select a smaller value.
9.5 Reaction Time

Definition of the Response Time

The response time is the time from an input signal being detected to changing an output signal linked to it.

Variation

The actual response time is somewhere between a shortest and a longest response time. For configuring your system, you must always reckon with the longest response time.

The shortest and longest response times are analyzed below so that you can gain an impression of the variation of the response time.

Factors

The response time depends on the cycle time and on the following factors:

- Delay in the inputs and outputs
- Additional DP cycle times on the PROFIBUS-DP network
- Execution of the user program

Delay in the Inputs and Outputs

Depending on the module, you must heed the following time delays:

- For digital inputs: The input delay time
- For digital inputs with interrupt capability: The input delay time + module-internal preparation time
- For digital outputs: Negligible delay times
- For relay outputs: Typical delay times of 10 ms to 20 ms. The delay of the relay outputs depends, among other things, on the temperature and the voltage.
- For analog inputs: Analog input cycle time
- For analog outputs: Response time of analog outputs

The time delays can be found in the technical specifications of the signal modules.
DP Cycle Times on the PROFIBUS-DP Network

If you have configured your PROFIBUS-DP network with STEP 7, then STEP 7 will calculate the typical DP cycle time that must be expected. You can then have the DP cycle time of your configuration displayed for the bus parameters on the programming device.

The following figure will provide you with an overview of the DP cycle time. We assume in this example that each DP slave has 4 bytes of data on average.

With multi-master operation on a PROFIBUS-DP network, you must make allowances for the DP cycle time at each master. That is, you will have to calculate the times for each master separately and then add up the results.
Update Cycle in PN/IO

An overview of the duration of the update cycle depending on the number IO devices contained in the cycle in the following figure.

Figure 9-8  Update cycle
Shortest Response Time

The following figure illustrates the conditions under which the shortest response time can be achieved.

![Diagram of SCC (OS) to PIQ, PII, User program, SCC (OS) with delay in inputs and outputs.]

Calculation

The (shortest) response time is made up as follows:

- 1 x process image transfer time for the inputs +
- 1 x process image transfer time for the outputs +
- 1 x program processing time +
- 1 x operating system processing time at the SCC +
- Delay in the inputs and outputs

The result is equivalent to the sum of the cycle time plus the I/O delay times.

Note

If the CPU and signal module are not in the central rack, you have to add double the runtime of the DP slave frame (including processing in the DP master).
Longest Response Time

The following figure shows you how the longest response time results.

![Diagram of response time]

Delay in the inputs
+DP cycle time on PROFIBUS-DP

While the PII is being read in, the status of the input under review changes. The change of input signal is no longer taken into account in the PII.

Delay in the outputs
+DP cycle time on PROFIBUS-DP

Here the change of input signal is taken into account in the PII.

The change of input signal is processed here by the user program.

The reaction of the user program to the change of input signal is output here to the outputs.

Figure 9-10 Longest response time

Calculation

The (longest) response time is made up as follows:

- 2 x process image transfer time for the inputs +
- 2 x process image transfer time for the outputs +
- 2 x operating system processing time +
- 2 x program processing time +
- 2 x runtime of the DP slave frame (including processing in the DP master) +
- Delay in the inputs and outputs

This is equivalent to the sum of twice the cycle time and the delay in the inputs and outputs plus twice the DP cycle time.
I/O Direct Accesses

You can reach faster response times with direct access to the I/O in your user program. For example, you can partially circumvent the response times as described above by using one of the following commands:

- L PIB
- T PQW

Reducing the Response Time

In this way the maximum response time is reduced to the following components:

- Delay in the inputs and outputs
- Runtime of the user program (can be interrupted by high-priority interrupt handling)
- Runtime of direct accesses
- Twice the bus transit time of DP

The following table lists the execution times of direct accesses by the CPU to I/O modules. The times shown are "ideal values".

<table>
<thead>
<tr>
<th>Access mode</th>
<th>CPU 414</th>
<th>CPU 416</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read byte</td>
<td>2.6 µs</td>
<td>2.5 µs</td>
</tr>
<tr>
<td>Read word</td>
<td>4.2 µs</td>
<td>4.0 µs</td>
</tr>
<tr>
<td>Read double word</td>
<td>7.2 µs</td>
<td>7.1 µs</td>
</tr>
<tr>
<td>Write byte</td>
<td>2.3 µs</td>
<td>2.2 µs</td>
</tr>
<tr>
<td>Write word</td>
<td>3.6 µs</td>
<td>3.4 µs</td>
</tr>
<tr>
<td>Write double word</td>
<td>6.2 µs</td>
<td>5.9 µs</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Expansion rack with local connection</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read byte</td>
</tr>
<tr>
<td>Read word</td>
</tr>
<tr>
<td>Read double word</td>
</tr>
<tr>
<td>Write byte</td>
</tr>
<tr>
<td>Write word</td>
</tr>
<tr>
<td>Write double word</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Read byte in the expansion rack with remote connection</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read byte</td>
</tr>
<tr>
<td>Read word</td>
</tr>
<tr>
<td>Read double word</td>
</tr>
<tr>
<td>Write byte</td>
</tr>
<tr>
<td>Write word</td>
</tr>
<tr>
<td>Write double word</td>
</tr>
</tbody>
</table>

The specified times are merely CPU processing times and apply, unless otherwise stated, to signal modules in the central rack.
Note
You can similarly achieve fast response times by using hardware interrupts; refer to the section on the interrupt response time.
9.6 Calculating cycle and reaction times

Cycle Time

1. Using the Instruction List, determine the runtime of the user program.
2. Calculate and add the transfer time for the process image. You will find approximate values in the table "Portions of the process image transfer time".
3. Add to it the processing time at the scan cycle checkpoint. You will find approximate values in the table "Portions of the process image transfer time".

The result you achieve is the cycle time.

Increasing the Cycle Time with Communication and Interrupts

1. The next step is to multiply the result by the following factor:

\[
\frac{100}{100 - \text{"configured communication load in \%"}}
\]

2. Using the Instruction List, calculate the runtime of the program sections that hardware interrupts. Add to it the relevant value from the table "Increase in cycle time by nesting interrupts".

Multiply this value by the factor from step 1.

Add this value to the theoretical cycle time as often as the interrupt is triggered or is expected to be triggered during the cycle time.

The result you obtain is approximately the actual cycle time. Make a note of the result.

Table 9-7 Example of Calculating the Response Time

<table>
<thead>
<tr>
<th>Shortest response time</th>
<th>Longest response time</th>
</tr>
</thead>
<tbody>
<tr>
<td>6. Then, calculate the delays in the inputs and outputs and, if applicable, the DP cycle times on the PROFIBUS DP network.</td>
<td>6. Multiply the actual cycle time by a factor of 2.</td>
</tr>
<tr>
<td>7. The result you obtain is the <strong>shortest response time</strong>.</td>
<td>7. Then, calculate the delays in the inputs and outputs and the DP cycle times on the PROFIBUS DP network.</td>
</tr>
<tr>
<td>8. The result you obtain is the <strong>longest response time</strong>.</td>
<td>8. The result you obtain is the <strong>longest response time</strong>.</td>
</tr>
</tbody>
</table>
9.7 Examples of Calculating the Cycle Time and Reaction Time

Example I

You have installed an S7-400 with the following modules in the central rack:

- One CPU 414-2
- 2 digital input modules SM 421; DI 32xDC 24 V (4 bytes each in the PI)
- 2 digital output modules SM 422; DO 32xDC 24 V/0.5A (4 bytes each in the PI)

User Program

According to the Instruction List, your user program has a runtime of 12 ms.

Cycle Time Calculation

The cycle time for the example results from the following times:

- Process image transfer time
  
  Process image: 7 µs + 16 bytes \times 1.5 \mu s = \text{approx. } 0.042 \text{ ms}

- Operating system runtime at scan cycle checkpoint:
  
  approx. 0.17 ms

The cycle time for the example results from the sum of the times listed:

\[
\text{Cycle time} = 12.00 \text{ ms} + 0.042 \text{ ms} + 0.17 \text{ ms} = 12.21 \text{ ms}.
\]

Calculation of the Actual Cycle Time

- Allowance of communication load (default value: 20 %):
  
  \[
  12.21 \text{ ms} \times \frac{100}{100-20} = 15.26 \text{ ms}.
  \]

- There is no interrupt handling.

The actual rounded cycle time is therefore 15.3 ms.

Calculation of the Longest Response Time

- Longest response time
  
  15.3 ms * 2 = 30.6 ms.

- The delay in the inputs and outputs is negligible.

- All the components are plugged into the central rack; DP cycle times do not therefore have to be taken into account.

- There is no interrupt handling.

The longest rounded response time is therefore 31 ms.
Example II

You have installed an S7-400 with the following modules:

- One CPU 414-2
- 4 digital input modules SM 421; DI 32xDC 24 V (4 bytes each in the PI)
- 3 digital output modules SM 422; DO 16xDC 24 V/2A (2 bytes each in the PI)
- 2 analog input modules SM 431; AI 8x13Bit (not in PI)
- 2 analog output modules SM 432; AO 8x13Bit (not in PI)

CPU Parameters

The CPU has been assigned parameters as follows:

- Cycle load due to communications: 40%

User Program

According to the Instruction List, the user program has a runtime of 10.0 ms.

Cycle Time Calculation

The theoretical cycle time for the example results from the following times:

- Process image transfer time
  Process image: 7 µs + 22 bytes×1.5 µs = approx. 0.047 ms
- Operating system runtime at scan cycle checkpoint:
  approx. 0.17 ms

The cycle time for the example results from the sum of the times listed:

Cycle time = 10.0 ms + 0.047 ms + 0.17 ms = 10.22 ms.

Calculation of the Actual Cycle Time

- Allowance of communication load:
  10.22 ms x 100 / (100-40) = 17.0 ms.
  Every 100 ms, a time-of-day interrupt is triggered with a runtime of 0.5 ms.
  The interrupt can be triggered a maximum of once during a cycle:
  0.5 ms + 0.24 ms (from table "Increase in cycle time by nesting interrupts") = 0.74 ms.
  Allowance for communication load:
  0.74 ms x 100 / (100-40) = 1.23 ms.
  17.0 ms + 1.23 ms = 18.23 ms.

The actual cycle time is therefore 18.23 ms taking into account the time slices.
Calculation of the Longest Response Time

- Longest response time
  \[18.23 \text{ ms} \times 2 = 36.5 \text{ ms}.\]

- Delays in the inputs and outputs
  - The digital input module SM 421; DI 32xDC 24 V has an input delay of not more than \[4.8 \text{ ms}\] per channel.
  - The digital output module SM 422; DO 16xDC 24 V/2A has a negligible output delay.
  - The analog input module SM 431; AI 8x13Bit was assigned parameters for 50 Hz interference frequency suppression. This results in a conversion time of 25 ms per channel. Since 8 channels are active, a cycle time of \[200 \text{ ms}\] results for the analog input module.
  - The analog output module SM 432; AO 8x13-bit was programmed for the measuring range of 0 to 10V. This results in a conversion time of 0.3 ms per channel. Since 8 channels are active, a cycle time of \[2.4 \text{ ms}\] results. The settling time for the resistive load of 0.1 ms must still be added. The result is a response time of \[2.5 \text{ ms}\] for an analog output.

- All the components are plugged into the central rack; DP cycle times do not therefore have to be taken into account.

- Case 1: When a digital signal is read in, an output channel of the digital output module is set. This produces a response time of:
  \[\text{Response time} = 36.5 \text{ ms} + 4.8 \text{ ms} = 41.3 \text{ ms}.\]

- Case 2: An analog value is read in and an analog value output. This produces a response time of:
  \[\text{Response time} = 36.5 \text{ ms} + 200 \text{ ms} + 2.5 \text{ ms} = 239.0 \text{ ms}.\]
9.8 Interrupt Reaction Time

Definition of the Interrupt Response Time

The interrupt response time is the time from when an interrupt signal first occurs to calling the first instruction in the interrupt OB.

General rule: Interrupts having a higher priority take precedence. This means that the interrupt response time is increased by the program processing time of the higher priority interrupt OBs and interrupt OBs with the same priority that have not yet been processed (queue).

Note
Read and write jobs with the maximum amount of data (approx. 460 bytes), interrupt response times can be delayed.
When interrupts are transferred between a CPU and DP master, only a diagnostic or hardware interrupt can be currently reported at any time from a DP chain.

Calculation

Table 9-8 Calculating the Interrupt Response Time

<table>
<thead>
<tr>
<th>Minimum interrupt response time of the CPU</th>
<th>Maximum interrupt response time of the CPU</th>
</tr>
</thead>
<tbody>
<tr>
<td>+ minimum interrupt response time of the signal modules</td>
<td>+ maximum interrupt response time of the signal modules</td>
</tr>
<tr>
<td>+ DP cycle time on PROFIBUS-DP</td>
<td>+ 2 * DP cycle time on PROFIBUS-DP</td>
</tr>
<tr>
<td>= Shortest response time</td>
<td>= Longest response time</td>
</tr>
</tbody>
</table>

Hardware Interrupt and Diagnostic Interrupt Response Times of CPUs

Table 9-9 Hardware Interrupt and Diagnostic Interrupt Response Times; Maximum Interrupt Response Time Without Communication

<table>
<thead>
<tr>
<th>CPU</th>
<th>Process interrupt response times</th>
<th>Diagnostic interrupt response times</th>
<th>Asynchronous error (OB 85 in process image update)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min.</td>
<td>Max.</td>
<td>Min.</td>
</tr>
<tr>
<td>414</td>
<td>205 µs</td>
<td>218 µs</td>
<td>204 µs</td>
</tr>
<tr>
<td>416</td>
<td>139 µs</td>
<td>147 µs</td>
<td>138 µs</td>
</tr>
</tbody>
</table>
Increasing the maximum interrupt response time with communication

The maximum interrupt response time increases when communication functions are active. The increase is calculated with the following equation:

\[ t_v = 100 \mu s + 1000 \mu s \times n\% \]

where \( n \) = cycle load from communication

Signal Modules

The hardware interrupt response time of the signal modules is made up as follows:

- Digital input modules:
  Hardware interrupt response time = internal interrupt processing time + input delay
  You will find the times in the data sheet of the digital input module concerned.

- Analog input modules:
  Hardware interrupt response time = internal interrupt processing time + conversion time
  The internal interrupt processing time of the analog input modules is negligible. The conversion times can be taken from the data sheet of the analog input module concerned.

The diagnostic interrupt response time of the signal modules is the time which elapses between a diagnostics event being detected by the signal module and the diagnostic interrupt being triggered by the signal module. This time is so small that it can be ignored.

Hardware Interrupt Processing

When the hardware interrupt OB 40 is called, the hardware interrupt is processed. Interrupts with higher priority interrupt hardware interrupt processing, and direct access to the I/O is made when the instruction is executed. When hardware interrupt processing is completed, either cyclic program processing is continued or other interrupt OBs with the same or a lower priority are called and processed.
9.9 Example: Calculating the Interrupt Reaction Time

Parts of the Interrupt Response Time

As a reminder: The hardware interrupt response time comprises the following:

- Hardware interrupt response time of the CPU
- Hardware interrupt response time of the signal module.
- 2 x DP cycle time on PROFIBUS-DP

Example: You have an S7-400 consisting of a CPU 416-2 and 4 digital modules in the central rack. One digital input module is the SM 421; DI 16×UC 24/60 V; with hardware and diagnostic interrupts. In the parameter assignment of the CPU and the SM, you have only enabled the hardware interrupt. You do not require time-driven processing, diagnostics and error handling. You have set an input delay of 0.5 ms for the digital input module. No activities are necessary at the cycle checkpoint. You have set a cycle load caused by communication of 20%.

Calculation

The hardware interrupt response time for the example results from the following times:

- Hardware interrupt response time of the CPU 416-2: Approx. 0.23 ms
- Extension by communication according to the equation in the table "Hardware interrupt and diagnostic interrupt response times; maximum interrupt response time without communication":
  \[100 \mu s + 1000 \mu s \times 20\% = 300 \mu s = 0.3 \text{ ms}\]
- Hardware interrupt response time of the SM 421; DI 16xUC 24/60 V:
  - Internal interrupt processing time: 0.5 ms
  - Input delay: 0.5 ms
- Since the signal modules are plugged into the central rack, the DP cycle time on the PROFIBUS-DP is not relevant.

The hardware interrupt response time results from the sum of the listed times:

Hardware interrupt response time = 0.23 ms + 0.3 ms + 0.5 ms + 0.5 ms = \textbf{approx. 1.53 ms}.

This calculated hardware interrupt response time is the time from a signal being applied across the digital input to the first instruction in OB 40.
9.10 Reproducibility of Time-Delay and Watchdog Interrupts

Definition of "Reproducibility"

**Time-delay interrupt:**
The deviation with time from the first instruction of the interrupt OB being called to the programmed interrupt time.

**Watchdog interrupt:**
The variation in the time interval between two successive calls, measures between the first instruction of the interrupt OB in each case.

Reproducibility
The following table contains the reproducibility of time-delay and cyclic interrupts of the CPUs.

<table>
<thead>
<tr>
<th>Module</th>
<th>Time delay interrupt</th>
<th>Cyclic interrupt</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU 414</td>
<td>-182 µs / +185 µs</td>
<td>-25 µs / +26 µs</td>
</tr>
<tr>
<td>CPU 416</td>
<td>-210 µs / +206 µs</td>
<td>-16 µs / +18 µs</td>
</tr>
</tbody>
</table>

These times only apply if the interrupt can actually be executed at this time and if not interrupted, for example, by higher-priority interrupts or queued interrupts of equal priority.
9.11 CBA response times

Definition of the Response Time

The response time is the time that it takes a value from the user program of a CPU to reach the user program of a second CPU. This assumes that no time is lost in the user program itself.

Response Time for Cyclic Interconnection

The response time of an interconnection in an S7-400 CPU is composed of the following portions:

- Processing time on the transmitting CPU
- The transmission frequency configured in SIMATIC iMap (fast, medium or slow)
- Processing time on the receiving CPU

You have specified a value for the transmission frequency suited to your plant during the configuration with SIMATIC iMap. Faster or slower response times can occur because the data transmission to the user program is performed asynchronously. Therefore, check the achievable response time during commissioning and change the configuration as required.
Measurements for Cyclic Interconnections in an Example Configuration

To be able to estimate the achievable CBA response time better, consider the following measurements.

The processing times on the transmitting CPU and the receiving CPU basically depend on the sum of the input and output interconnections and the amount of data on them. The following figure shows this relationship using two examples for transmitting 600 bytes and 9600 bytes to a varying number of interconnections:

![Figure 9-11 Processing time for sending and receiving](image)

You can estimate the CBA response time using the information in this figure and the time you have set for the transmission frequency.
The following applies:

CBA response times =
Processing time on the transmitting CPU* +
Cycle time based on the configured transmission frequency** +
Processing time on the receiving CPU*

*) Add all input and output interconnections of the CPU to determine the processing time. You can read the processing time from the diagram based on the determined number of interconnections and amount of data on them.

**) The configured transmission frequency has a direct relationship to the actual cycle time in the network. For technical reasons, the cycle time is based on the square of the base cycle time of 1ms. The actual cycle time therefore corresponds to the next smaller square of the configure transmission frequency; the following relationships result from the specified values:
(transmission frequency <-> cycle time): 1<->1 | 2<->2 | 5<->4 | 10<->8 | 20<->16 | 50<->32 | 100<->64 | 200<->128 | 500<->256 | 1000<->512

Note on the Processing Times for Cyclic Interconnections

- The processing times are based on 32 remote partners. Few remote partners reduces the processing times by approx. 0.02 ms per partner.
- The processing times are based on byte interconnections (single bytes or arrays).
- The processing times are applicable for situations in which the same transmission frequency is configured for all cyclic interconnections. Increased transmission frequency can improve the performance.
- When acyclic interconnections with the maximum amount of data are simultaneously active, the response times of the cyclic interconnections increase by approx. 33%.
- The example measurements were performed with a CPU 416-3 PN/DP. With a CPU 414-3 PN/DP the processing times increase by approx. 20%.

Response Time for Acyclic Interconnections

The resulting response time depends on the configured sampling frequency and the number of cyclic interconnections that are simultaneously active. You can see three examples for the resulting response times in the following table.

<table>
<thead>
<tr>
<th>Configured sampling frequency</th>
<th>Resulting response time without cyclic interconnections</th>
<th>Resulting response time with cyclic interconnections (maximum amount of data)</th>
</tr>
</thead>
<tbody>
<tr>
<td>200 ms</td>
<td>195 ms</td>
<td>700 ms</td>
</tr>
<tr>
<td>500 ms</td>
<td>480 ms</td>
<td>800 ms</td>
</tr>
<tr>
<td>1000 ms</td>
<td>950 ms</td>
<td>1050 ms</td>
</tr>
</tbody>
</table>
General Information about Achievable CBA Response Times

- The CBA response time increases if the CPU is performing additional tasks, such as programmed block communication or S7 connections.
- If you frequently call SFCs "PN_IN", "PN_OUT" or "PN_DP", you increase the CBA processing times and therefore increase CBA response time.
- A very small OB1 cycle increases the CBA response time when the PN interface is updated automatically (at the cycle control point).
10.1 Technical Specification of the CPU 414-3 PN/DP; (6ES7414-3EM05-0AB0)

Data

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
</tr>
</thead>
<tbody>
<tr>
<td>Order no. [MLFB]</td>
</tr>
<tr>
<td>Firmware version</td>
</tr>
</tbody>
</table>

Associated programming package | STEP 7 V 5.4 SP1 and higher |

<table>
<thead>
<tr>
<th>Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>Working memory</td>
</tr>
<tr>
<td>Integrated</td>
</tr>
<tr>
<td>1.4 MB for data</td>
</tr>
</tbody>
</table>

Loading memory |
| Integrated | 512 KB RAM |
| Expandable FEPROM | With memory card (FLASH) up to 64 MB |
| Expandable RAM | With memory card (RAM) up to 64 MB |

Backup with battery | Yes, all data |

Typical processing times |
<table>
<thead>
<tr>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Processing times of</td>
</tr>
<tr>
<td>Bit operations</td>
</tr>
<tr>
<td>Word instructions</td>
</tr>
<tr>
<td>Fixed-point arithmetic</td>
</tr>
<tr>
<td>Floating-point arithmetic</td>
</tr>
</tbody>
</table>

Timers/counters and their retentive address areas |
<table>
<thead>
<tr>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>S7 counters</td>
</tr>
<tr>
<td>Retentive address areas, configurable</td>
</tr>
<tr>
<td>Preset</td>
</tr>
<tr>
<td>Counting range</td>
</tr>
</tbody>
</table>

IEC counters |
<table>
<thead>
<tr>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Type</td>
</tr>
</tbody>
</table>
### Technical specifications

#### 10.1 Technical Specification of the CPU 414-3 PN/DP; (6ES7414-3EM05-0AB0)

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
</tr>
</thead>
<tbody>
<tr>
<td>S7 timers</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>• Retentive address areas, configurable</td>
</tr>
<tr>
<td>• Preset</td>
</tr>
<tr>
<td>• Timer range</td>
</tr>
<tr>
<td>IEC timers</td>
</tr>
<tr>
<td>• Type</td>
</tr>
</tbody>
</table>

#### Data areas and their retentive address areas

<table>
<thead>
<tr>
<th>Bit memory</th>
<th>8 KB</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Retentive address areas, configurable</td>
<td>From MB 0 to MB 8191</td>
</tr>
<tr>
<td>• Preset retentive address areas</td>
<td>MB 0 to MB 15</td>
</tr>
<tr>
<td>Clock flag bits</td>
<td>8 (1 flag byte)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Data blocks</th>
<th>Max. 6000 (DB 0 reserved) in the 1 to 16 000 range of numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Size</td>
<td>Max. 64 KB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Local data (can be set)</th>
<th>Max. 16 KB</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Preset</td>
<td>8 KB</td>
</tr>
</tbody>
</table>

#### Blocks

<table>
<thead>
<tr>
<th>OBs</th>
<th>See Instruction List</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Size</td>
<td>Max. 64 KB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Nesting depth</th>
<th>24</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Per priority class</td>
<td>24</td>
</tr>
<tr>
<td>• Additionally within an error OB</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FBs</th>
<th>Max. 3000 in the 1 to 16 000 range of numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Size</td>
<td>Max. 64 KB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FCs</th>
<th>Max. 3000 in the 1 to 16 000 range of numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Size</td>
<td>Max. 64 KB</td>
</tr>
</tbody>
</table>

#### Address areas (I/O)

<table>
<thead>
<tr>
<th>Total I/O address area</th>
<th>8 KB / 8 KB</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Distributed</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MPI/DP interface</th>
<th>2 KB / 2 KB</th>
</tr>
</thead>
<tbody>
<tr>
<td>DP interface</td>
<td>6 KB / 6 KB</td>
</tr>
<tr>
<td>PN interface</td>
<td>8 KB / 8 KB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Process image</th>
<th>8 KB / 8 KB (can be set)</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Preset</td>
<td>256 bytes / 256 bytes</td>
</tr>
<tr>
<td>• Number of process image partitions</td>
<td>Max. 15</td>
</tr>
</tbody>
</table>
### CPU and firmware version

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Consistent data</td>
<td>Max. 244 bytes</td>
</tr>
</tbody>
</table>
### Technical specifications

#### 10.1 Technical Specification of the CPU 414-3 PN/DP; (6ES7414-3EM05-0AB0)

<table>
<thead>
<tr>
<th><strong>CPU and firmware version</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Digital channels</td>
</tr>
<tr>
<td>• Centralized</td>
</tr>
<tr>
<td>Analog channels</td>
</tr>
<tr>
<td>• Centralized</td>
</tr>
</tbody>
</table>

#### Removal

<table>
<thead>
<tr>
<th><strong>Central racks/expansion units</strong></th>
<th>Max. 1/21</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Multicomputing</strong></td>
<td>Max. 4 CPUs (with UR1 or UR2)</td>
</tr>
<tr>
<td>Number of plug-in IMs (overall)</td>
<td>Max. 6</td>
</tr>
<tr>
<td>• IM 460</td>
<td>Max. 6</td>
</tr>
<tr>
<td>• IM 463-2</td>
<td>Max. 4</td>
</tr>
<tr>
<td>Number of DP masters</td>
<td></td>
</tr>
<tr>
<td>• Integrated</td>
<td>2</td>
</tr>
<tr>
<td>• Via IF 964-DP</td>
<td>1</td>
</tr>
<tr>
<td>• Via IM 467</td>
<td>Max. 4</td>
</tr>
<tr>
<td>• Via CP 443-5 Extended</td>
<td>Max. 10</td>
</tr>
</tbody>
</table>

IM 467 cannot be used with the CP 443-5 Extended
IM 467 cannot be used with the CP 443-1 EX4x in PN IO mode

<table>
<thead>
<tr>
<th><strong>Number of PN controllers</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>• Integrated</td>
</tr>
<tr>
<td>• Via CP 443-1 EX 41 in PN mode</td>
</tr>
</tbody>
</table>

| **Number of plug-in S5 modules via adapter casing (in the central rack)** | Max. 6 |

<table>
<thead>
<tr>
<th><strong>Operable function modules and communication processors</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>• FM</td>
</tr>
<tr>
<td>• CP 440</td>
</tr>
<tr>
<td>• CP 441</td>
</tr>
<tr>
<td>• PROFIBUS and Ethernet CPs including CP 443-5 Extended and IM 467</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>Time</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Real-time clock</td>
</tr>
<tr>
<td>• Buffered</td>
</tr>
<tr>
<td>• Resolution</td>
</tr>
<tr>
<td>• Accuracy at</td>
</tr>
<tr>
<td>- Power off</td>
</tr>
<tr>
<td>- Power on</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>Operating hours counters</strong></th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Number</td>
<td>0 to 7</td>
</tr>
<tr>
<td>• Value range</td>
<td>0 to 32767 hours</td>
</tr>
<tr>
<td>• Granularity</td>
<td>1 hour</td>
</tr>
<tr>
<td>• Retentive</td>
<td>Yes</td>
</tr>
</tbody>
</table>
## Technical specifications

### 10.1 Technical Specification of the CPU 414-3 PN/DP; (6ES7414-3EM05-0AB0)

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Time synchronization</td>
<td>Yes</td>
</tr>
<tr>
<td>• In PLC, on MPI, DP and IF 964 DP</td>
<td>As master or slave</td>
</tr>
<tr>
<td>• On Ethernet via NTP</td>
<td>Yes (as client)</td>
</tr>
</tbody>
</table>

### S7 message functions

<table>
<thead>
<tr>
<th>Number of stations that can be used</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>For block-specific messages (Alarm_S/SQ or Alarm_D/DQ)</td>
<td>31</td>
</tr>
<tr>
<td>For control-specific messages (ALARM_8 blocks, archive)</td>
<td>8</td>
</tr>
</tbody>
</table>

### Symbol-related messages

<table>
<thead>
<tr>
<th>Symbol-related messages</th>
<th>Yes</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Number of messages</td>
<td></td>
</tr>
<tr>
<td>- Total</td>
<td>Max. 512</td>
</tr>
<tr>
<td>- 100 ms scheme</td>
<td>Max. 128</td>
</tr>
<tr>
<td>- 500 ms scheme</td>
<td>Max. 256</td>
</tr>
<tr>
<td>- 1000 ms scheme</td>
<td>Max. 512</td>
</tr>
</tbody>
</table>

• Number of additional values per message
  - With 100 ms scheme    | Max. 1 |
  - With 500 to 1000 ms scheme | Max. 10 |

### Block-related messages

<table>
<thead>
<tr>
<th>Block-related messages</th>
<th>Yes</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Simultaneously active ALARM_S/SQ blocks and ALARM_D/DQ blocks</td>
<td>Max. 100</td>
</tr>
</tbody>
</table>

### ALARM_8 blocks

<table>
<thead>
<tr>
<th>ALARM_8 blocks</th>
<th>Yes</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Number of communication jobs for ALARM_8 blocks and blocks for S7 communication (can be set)</td>
<td>Max. 600</td>
</tr>
</tbody>
</table>

• Preset
  - 300 |

### Process control reports

<table>
<thead>
<tr>
<th>Process control reports</th>
<th>Yes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of archives that can log on simultaneously (SFB 37 AR_SEND)</td>
<td>16</td>
</tr>
</tbody>
</table>

### Test and startup functions

<table>
<thead>
<tr>
<th>Test and startup functions</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Status/control variable</td>
<td>Yes</td>
</tr>
<tr>
<td>• Variable</td>
<td>Inputs/outputs, memory markers, DB, distributed inputs/outputs, timers, counters</td>
</tr>
<tr>
<td>• Number of variables</td>
<td>Max. 70</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Forcing</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Variable</td>
<td>Inputs/outputs, memory markers, distributed inputs/outputs</td>
</tr>
<tr>
<td>• Number of variables</td>
<td>Max. 256</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Block status</th>
<th>Yes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single-step mode</td>
<td>Yes</td>
</tr>
</tbody>
</table>

### Diagnostic buffer

<table>
<thead>
<tr>
<th>Diagnostic buffer</th>
<th>Yes</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Number of entries</td>
<td>Max. 3200 (can be set)</td>
</tr>
</tbody>
</table>
Technical specifications

10.1 Technical Specification of the CPU 414-3 PN/DP; (6ES7414-3EM05-0AB0)

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Preset</td>
<td>120</td>
</tr>
<tr>
<td>Number of breakpoints</td>
<td>4</td>
</tr>
</tbody>
</table>

S7-400 Automation System, CPU Specifications
Manual, 10/2006, 6ES7498-8AA04-8BA0
### Technical specifications

#### 10.1 Technical Specification of the CPU 414-3 PN/DP; (6ES7414-3EM05-0AB0)

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
<th>Communication</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PG/OP communication</strong></td>
<td>Yes</td>
</tr>
<tr>
<td><strong>Number of connectable OPs</strong></td>
<td>31 with message processing</td>
</tr>
<tr>
<td><strong>Number of connection resources for S7 connections via all interfaces and CPs</strong></td>
<td>32, with one each of those reserved for programming device and OP</td>
</tr>
<tr>
<td><strong>Global data communication</strong></td>
<td>Yes</td>
</tr>
<tr>
<td>• <strong>Number of GD circuits</strong></td>
<td>Max. 8</td>
</tr>
<tr>
<td>• <strong>Number of GD packets</strong></td>
<td></td>
</tr>
<tr>
<td>- <strong>Transmitters</strong></td>
<td>Max. 8</td>
</tr>
<tr>
<td>- <strong>Receiving stations</strong></td>
<td>Max. 16</td>
</tr>
<tr>
<td>- <strong>Size of GD packets</strong></td>
<td>Max. 64 bytes</td>
</tr>
<tr>
<td>- <strong>Of which consistent</strong></td>
<td>1 variable</td>
</tr>
<tr>
<td><strong>S7 basic communication</strong></td>
<td>Yes</td>
</tr>
<tr>
<td>• <strong>MPI Mode</strong></td>
<td>Via SFC X_SEND, X_RCV, X_GET and X_PUT</td>
</tr>
<tr>
<td>• <strong>DP Master Mode</strong></td>
<td>Via SFC I_GET and I_PUT</td>
</tr>
<tr>
<td>• <strong>User data per job</strong></td>
<td>Max. 76 bytes</td>
</tr>
<tr>
<td>- <strong>Of which consistent</strong></td>
<td>1 variable</td>
</tr>
<tr>
<td><strong>S7 communication</strong></td>
<td>Yes</td>
</tr>
<tr>
<td>• <strong>User data per job</strong></td>
<td>Max. 64 KB</td>
</tr>
<tr>
<td>- <strong>Of which consistent</strong></td>
<td>1 variable (462 bytes)</td>
</tr>
<tr>
<td><strong>S5-compatible communication</strong></td>
<td>Via FC AG_SEND and AG_RECV, max. via 10 CP 443-1 or 443-5)</td>
</tr>
<tr>
<td>• <strong>User data per job</strong></td>
<td>Max. 8 KB</td>
</tr>
<tr>
<td>- <strong>Of which consistent</strong></td>
<td>240 bytes</td>
</tr>
<tr>
<td><strong>Standard communication (FMS)</strong></td>
<td>Yes (via CP and loadable FBs)</td>
</tr>
<tr>
<td><strong>Web Server</strong></td>
<td>Yes</td>
</tr>
</tbody>
</table>

#### Open IE communication via TCP/IP

| Number of connections / access points, total | max. 30 |
| **TCP/IP** | Yes (via integrated PROFINET interface and loadable FBs) |
| • **Maximum number of connections** | 30 |
| • **Data length, max.** | 32767 bytes |
| **ISO on TCP** | Yes (via integrated PROFINET interface or CP 443-1 EX41 and loadable FBs) |
| • **Maximum number of connections** | 30 |
| • **Max. data length via integrated PROFINET interface** | 32767 bytes |
| • **Max. data length via CP 443-1 EX41** | 1452 bytes |
| **UDP** | Yes |
| • **Maximum number of connections** | 30 |
### Technical specifications

#### 10.1 Technical Specification of the CPU 414-3 PN/DP; (6ES7414-3EM05-0AB0)

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Data length, max.</td>
<td>1472 bytes</td>
</tr>
</tbody>
</table>
## Technical specifications

### 10.1 Technical Specification of the CPU 414-3 PN/DP; (6ES7414-3EM05-0AB0)

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
<th>PROFINET CBA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reference setting for the CPU communication load</td>
<td>20%</td>
</tr>
<tr>
<td>Number of remote interconnecting partners</td>
<td>32</td>
</tr>
<tr>
<td>Number of master/slave functions</td>
<td>150</td>
</tr>
<tr>
<td>Total of all master/slave connections</td>
<td>4500</td>
</tr>
<tr>
<td>Data length of all incoming master/slave connections, max.</td>
<td>45000 bytes</td>
</tr>
<tr>
<td>Data length of all outgoing master/slave connections, max.</td>
<td>45000 bytes</td>
</tr>
<tr>
<td>Number of device-internal and PROFIBUS interconnections</td>
<td>1000</td>
</tr>
<tr>
<td>Data length of the device-internal and PROFIBUS interconnections, max.</td>
<td>16000 bytes</td>
</tr>
<tr>
<td>Data length per connection, max.</td>
<td>2000 bytes</td>
</tr>
</tbody>
</table>

Remote interconnections with acyclic transmission

- Scan rate: Scan interval, min. | 200 ms |
- Number of incoming interconnections | 250 |
- Number of outgoing interconnections | 250 |
- Data length of all incoming interconnections, max. | 8000 bytes |
- Data length of all outgoing interconnections, max. | 8000 bytes |
- Data length per connection, (acyclic interconnections), max. | 2000 bytes |

Remote interconnections with cyclic transmission

- Transmission frequency: Minimum transmission interval | 1 ms |
- Number of incoming interconnections | 300 |
- Number of outgoing interconnections | 300 |
- Data length of all incoming interconnections, max. | 4800 bytes |
- Data length of all outgoing interconnections | 4800 bytes |
- Data length per connection, (acyclic interconnections), max. | 250 bytes |

HMI variables via PROFINET (acyclic)

- Update HMI variables | 500 ms |
- Number of stations that can be logged on for HMI variables (PN OPC/iMAP) | 2*PN OPC / 1* iMAP |
- Number of HMI variables | 1000 |
### CPU and firmware version

- **Data length of all HMI variables, max.**: 32000 bytes

### PROFIBUS proxy functionality

- **Supported**: Yes
- **Number of coupled PROFIBUS devices**: 32
- **Data length per connection, max.**: 128 bytes (slave dependent)

### Interfaces

#### 1st interface

- **Type of interface**: Integrated
- **Properties**: RS 485/PROFIBUS
- **Isolated**: Yes
- **Power supply to interface**: 24 V rated voltage (15 to 30 V DC), Maximum 150 mA
- **Number of connection resources**: MPI: 32, DP: 16

### Functionality

- **MPI**: Yes
- **PROFIBUS DP**: DP master/DP slave

#### 1st interface MPI mode

- **Services**
  - PG/OP communication: Yes
  - Routing: Yes
  - Global data communication: Yes
  - S7 basic communication: Yes
  - S7 communication: Yes
  - Time synchronization: Yes
- **Transmission rates**: Up to 12 Mbaud

#### 1st interface DP master mode

- **Services**
  - PG/OP communication: Yes
  - Routing: Yes
  - S7 basic communication: Yes
  - S7 communication: Yes
  - Constant Bus Cycle Time: Yes
  - SYNC/FREEZE: Yes
  - Enable/disable DP slaves: Yes
  - Time synchronization: Yes
- **Transmission rates**: Up to 12 Mbaud
- **Number of DP slaves**: Max. 32
- **Address area**: Max. 2 KB inputs / 2 KB outputs
## CPU and firmware version

<table>
<thead>
<tr>
<th></th>
<th>Max. 244 bytes inputs, max. 244 bytes outputs, max. 244 slots each with max. 128 bytes</th>
</tr>
</thead>
<tbody>
<tr>
<td>User data per DP slave</td>
<td></td>
</tr>
</tbody>
</table>

### Note:

- The accumulated number of input bytes at the slots may not exceed 244
- The accumulated number of output bytes at the slots may not exceed 244
- The maximum address area of the interface (max. 2 KB inputs /2 KB outputs) accumulated by 32 slaves may not be exceeded.
## 10.1 Technical Specification of the CPU 414-3 PN/DP; (6ES7414-3EM05-0AB0)

### CPU and firmware version

<table>
<thead>
<tr>
<th>1st interface DP slave mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>You can only configure the CPU once as a DP slave even if the CPU has several interfaces.</td>
</tr>
<tr>
<td><strong>Services</strong></td>
</tr>
<tr>
<td>− Status/Control</td>
</tr>
<tr>
<td>− Programming</td>
</tr>
<tr>
<td>− Routing</td>
</tr>
<tr>
<td>− Time synchronization</td>
</tr>
<tr>
<td><strong>DDBF file</strong></td>
</tr>
<tr>
<td><strong>Transmission speed</strong></td>
</tr>
<tr>
<td><strong>Transfer memory</strong></td>
</tr>
<tr>
<td>− Virtual slots</td>
</tr>
<tr>
<td>− User data per address area</td>
</tr>
<tr>
<td>− Of which consistent</td>
</tr>
</tbody>
</table>

### 2nd interface

<table>
<thead>
<tr>
<th>Type of interface</th>
<th>Integrated</th>
</tr>
</thead>
<tbody>
<tr>
<td>Properties</td>
<td>Ethernet 2-port switch 2 x RJ45</td>
</tr>
<tr>
<td>Isolated</td>
<td>Yes</td>
</tr>
<tr>
<td>Autosensing (10/100 Mbaud)</td>
<td>Yes</td>
</tr>
<tr>
<td>Autonegation</td>
<td>Yes</td>
</tr>
<tr>
<td>Autocrossover</td>
<td>Yes</td>
</tr>
</tbody>
</table>

### Functionality

| **PROFINET** | Yes |

### Services

| **PROFINET IO** | Yes |
| **PROFINET CBA** | Yes |
| **Routing** | Yes |
| **via TCP/IP** | Yes |
| **ISO on TCP** | Yes |
| **UDP** | Yes |
| **Time synchronization** | Yes |
### Technical specifications

10.1 Technical Specification of the CPU 414-3 PN/DP; (6ES7414-3EM05-0AB0)

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
<th>PROFINET IO</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PNO ID (hexadecimal)</strong></td>
<td>813C</td>
</tr>
<tr>
<td>Number of integrated PROFINET IO controllers</td>
<td>1</td>
</tr>
<tr>
<td>Number of PROFINET IO devices that can be connected</td>
<td>256</td>
</tr>
<tr>
<td>Address area</td>
<td>max. 8 KB inputs/outputs</td>
</tr>
<tr>
<td>Number of submodules</td>
<td>Maximum 8192</td>
</tr>
<tr>
<td>Mixed modules have a factor of 2</td>
<td></td>
</tr>
<tr>
<td>Max. user data length including user data qualifiers</td>
<td>240 bytes per submodule</td>
</tr>
<tr>
<td>Max. user data consistency</td>
<td>240 bytes</td>
</tr>
<tr>
<td>Update Time</td>
<td>250 μs, 0.5 ms, 1 ms, 2 ms and 4 ms</td>
</tr>
<tr>
<td>The minimum value is determined by the set communication portion for PROFINET IO, the number of IO devices and the amount of configured user data.</td>
<td></td>
</tr>
</tbody>
</table>

**S7 protocol functions**
- Programming device functions: Yes
- OP functions: Yes

**3rd. interface**
- Type of interface: Plug-in interface module
- Usable interface module: IF 964-DP
- Properties: RS 485/PROFIBUS
- isolated: Yes
- Power supply to interface 24 V rated voltage (15 VDC to 30 VDC): Maximum 150 mA
- Number of connection resources: 16

**Functionality**
- PROFIBUS DP: DP master/DP slave

**3rd interface DP master mode**
- Services
  - PG/OP communication: Yes
  - Routing: Yes
  - S7 basic communication: Yes
  - S7 communication: Yes
  - Constant bus cycle time: Yes
  - SYNC/FREEZE: Yes
  - Enable/disable DP slaves: Yes
- Transmission rates: Up to 12 Mbaud
- Number of DP slaves: Max. 96
- Address area: Max. 6 KB inputs / 6 KB outputs
### CPU and firmware version

| User data per DP slave | Max. 244 bytes inputs, max. 244 bytes outputs, max. 244 slots each with max. 128 bytes |

**Note:**
- The accumulated number of input bytes at the slots may not exceed 244
- The accumulated number of output bytes at the slots may not exceed 244
- The maximum address area of the interface (max. 6 KB inputs / 6 KB outputs) accumulated by 96 slaves may not be exceeded

### 3rd interface DP slave mode

Specifications as for 1st interface

**Programming**

<table>
<thead>
<tr>
<th>Programming language</th>
<th>LAD, FBD, STL, SCL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction set</td>
<td>See Instruction List</td>
</tr>
<tr>
<td>Nesting levels</td>
<td>8</td>
</tr>
<tr>
<td>System functions (SFC)</td>
<td>See Instruction List</td>
</tr>
<tr>
<td>Number of SFCs active at the same time for every line</td>
<td></td>
</tr>
<tr>
<td>- DPSYC_FR</td>
<td>2</td>
</tr>
<tr>
<td>- D_ACT_DP</td>
<td>4</td>
</tr>
<tr>
<td>- RD_REC</td>
<td>8</td>
</tr>
<tr>
<td>- WR_REC</td>
<td>8</td>
</tr>
<tr>
<td>- WR_PARM</td>
<td>8</td>
</tr>
<tr>
<td>- PARM_MOD</td>
<td>2</td>
</tr>
<tr>
<td>- WR_DPARM</td>
<td>2</td>
</tr>
<tr>
<td>- DPNRM_DG</td>
<td>8</td>
</tr>
<tr>
<td>- RDSYSSST</td>
<td>1...8</td>
</tr>
<tr>
<td>- DP_TOPOL</td>
<td>1</td>
</tr>
</tbody>
</table>

**System function blocks (SFB)**

<table>
<thead>
<tr>
<th>See Instruction List</th>
</tr>
</thead>
</table>

Number of SFBs active at the same time

<table>
<thead>
<tr>
<th>RDREC</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>WRREC</td>
<td>8</td>
</tr>
</tbody>
</table>

**User program protection**

Password security

Access to consistent data in the process image Yes

**CiR synchronization time**

<table>
<thead>
<tr>
<th>Base load</th>
<th>100 ms</th>
</tr>
</thead>
<tbody>
<tr>
<td>Time per I/O byte</td>
<td>80 µs</td>
</tr>
</tbody>
</table>
### Technical specifications

**10.1 Technical Specification of the CPU 414-3 PN/DP; (6ES7414-3EM05-0AB0)**

<table>
<thead>
<tr>
<th><strong>CPU and firmware version</strong></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Isochronous mode</strong></td>
<td></td>
</tr>
<tr>
<td>User data per clock synchronous slave</td>
<td>Max. 244 bytes</td>
</tr>
<tr>
<td>Maximum number of bytes and slaves in a process image partition</td>
<td>The following must apply: Number of bytes/100 + number of slaves &lt; 26</td>
</tr>
<tr>
<td>Constant bus cycle time</td>
<td>Yes</td>
</tr>
<tr>
<td>Shortest clock pulse</td>
<td>1.0 ms</td>
</tr>
<tr>
<td>Longest clock pulse</td>
<td>0.5 ms without use of SFC126, 127</td>
</tr>
<tr>
<td></td>
<td>32 ms</td>
</tr>
<tr>
<td>see Isochronous Mode manual</td>
<td></td>
</tr>
</tbody>
</table>

**Dimensions**

| Mounting dimensions WxHxD (mm) | 50x290x219 |
| Slots required | 2 |
| Weight | approx. 0.9 kg |

**Voltages, currents**

| Current consumption from the S7-400 bus (5 VDC) | Typical 1.2 A maximum 1.4 A |
| Current consumption from S7-400 bus (24 V DC) | Total current consumption of the components connected to the MPI/DP interfaces, with a maximum of 150 mA per interface |
| The CPU does not consume any current at 24 V, it only makes this voltage available at the MPI/DP interface. |  |
| Backup current | Typical 125 µA maximum 300 µA |
| Maximum backup time | See Module Specifications reference manual, Section 3.3 |
| Incoming supply of external backup voltage to the CPU | 5 to 15 V DC |
| Power loss | Typical 5.5 W |
## 10.2 Technical Specification of the CPU 416-3 PN/DP; (6ES7416-3ER05-0AB0)

### Data

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Order no. [MLFB]</td>
<td>6ES7416-3ER05-0AB0</td>
</tr>
<tr>
<td>• Firmware version</td>
<td>V 5.0</td>
</tr>
<tr>
<td>Associated programming package</td>
<td>STEP 7 V 5.4 SP1 and higher</td>
</tr>
</tbody>
</table>

### Memory

- **Working memory**
  - Integrated 5.6 MB for code
  - 5.6 MB for data

- **Loading memory**
  - Integrated 1024 KB RAM
  - Expandable FEPROM With memory card (FLASH) up to 64 MB
  - Expandable RAM With memory card (RAM) up to 64 MB

- Backup with battery: Yes, all data

### Typical processing times

<table>
<thead>
<tr>
<th>Processing times of</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>• Bit operations</td>
<td>30 ns</td>
</tr>
<tr>
<td>• Word instructions</td>
<td>30 ns</td>
</tr>
<tr>
<td>• Fixed-point arithmetic</td>
<td>30 ns</td>
</tr>
<tr>
<td>• Floating-point arithmetic</td>
<td>90 ns</td>
</tr>
</tbody>
</table>

### Timers/counters and their retentive address areas

<table>
<thead>
<tr>
<th>S7 counters</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>2048</td>
<td></td>
</tr>
<tr>
<td>• Retentive address areas, configurable</td>
<td>From C 0 to C 2047</td>
</tr>
<tr>
<td>• Preset</td>
<td>From C 0 to C 7</td>
</tr>
<tr>
<td>• Counting range</td>
<td>0 to 999</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IEC counters</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>• Type</td>
<td>SFB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>S7 timers</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>2048</td>
<td></td>
</tr>
<tr>
<td>• Retentive address areas, configurable</td>
<td>From T 0 to T 2047</td>
</tr>
<tr>
<td>• Preset</td>
<td>No retentive timers</td>
</tr>
<tr>
<td>• Timer range</td>
<td>10 ms to 9990 s</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>IEC timers</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>• Type</td>
<td>SFB</td>
</tr>
</tbody>
</table>
## CPU and firmware version

<table>
<thead>
<tr>
<th><strong>Data areas and their retentive address areas</strong></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Total retentive data area (including memory markers, timers, counters)</strong></td>
<td><strong>Total working and load memory (with backup battery)</strong></td>
</tr>
<tr>
<td><strong>Bit memory</strong></td>
<td><strong>16 KB</strong></td>
</tr>
<tr>
<td>• Retentive address areas, configurable</td>
<td>MB 0 to MB 16383</td>
</tr>
<tr>
<td>• Preset retentive address areas</td>
<td>MB 0 to MB 15</td>
</tr>
<tr>
<td><strong>Clock flag bits</strong></td>
<td><strong>8 (1 flag byte)</strong></td>
</tr>
<tr>
<td><strong>Data blocks</strong></td>
<td>Max. 10000 (DB 0 reserved) in the 1 to 16 000 range of numbers</td>
</tr>
<tr>
<td>• <strong>Size</strong></td>
<td>Max. 64 KB</td>
</tr>
<tr>
<td><strong>Local data (can be set)</strong></td>
<td>Max. 32 KB</td>
</tr>
<tr>
<td>• Preset</td>
<td>16 KB</td>
</tr>
</tbody>
</table>

### Blocks

<table>
<thead>
<tr>
<th><strong>OBs</strong></th>
<th>See Instruction List</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Size</strong></td>
<td>Max. 64 KB</td>
</tr>
</tbody>
</table>

### Nesting depth

| **Per priority class** | 24 |
| **Additionally within an error OB** | 2 |

| **FBs** | Max. 5000 in the 1 to 16 000 range of numbers |
| **Size** | Max. 64 KB |
| **FCs** | Max. 5000 in the 1 to 16 000 range of numbers |
| **Size** | Max. 64 KB |

### Address areas (I/O)

| **Total I/O address area** | 16 KB / 16 KB including diagnostics addresses for I/O interfaces, etc. |

| **Distributed** | |
| **MPI/DP interface** | 2 KB / 2 KB |
| **DP interface** | 8 KB / 8 KB |
| **PN interface** | 8 KB / 8 KB |
| **Process image** | 16 KB / 16 KB (can be set) |
| • **Preset** | 512 bytes / 512 bytes |
| • **Number of process image partitions** | Max. 15 |
| • **Consistent data** | Max. 244 bytes |
| **Digital channels** | Max. 131072 / Max. 131072 |
| • **Centralized** | Max. 131072 / Max. 131072 |
| **Analog channels** | Max. 8192 / Max. 8192 |
| • **Centralized** | Max. 8192 / Max. 8192 |
### Technical specifications

#### 10.2 Technical Specification of the CPU 416-3 PN/DP; (6ES7416-3ER05-0AB0)

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
<th>Extension</th>
</tr>
</thead>
<tbody>
<tr>
<td>Central racks/expansion units</td>
<td>Max. 1/21</td>
</tr>
<tr>
<td>Multicomputing</td>
<td>Max. 4 CPUs (with UR1 or UR2)</td>
</tr>
<tr>
<td>Number of plug-in IMs (overall)</td>
<td>Max. 6</td>
</tr>
<tr>
<td>- IM 460</td>
<td>Max. 6</td>
</tr>
<tr>
<td>- IM 463-2</td>
<td>Max. 4</td>
</tr>
<tr>
<td>Number of DP masters</td>
<td></td>
</tr>
<tr>
<td>- Integrated</td>
<td>2</td>
</tr>
<tr>
<td>- Via IF 964-DP</td>
<td>1</td>
</tr>
<tr>
<td>- Via IM 467</td>
<td>Max. 4</td>
</tr>
<tr>
<td>- Via CP 443-5 Extended</td>
<td>Max. 10</td>
</tr>
</tbody>
</table>

IM 467 cannot be used with the CP 443-5 Extended
IM 467 cannot be used with the CP 443-1 EX4x in PN IO mode

| Number of PN controllers | |
| - Integrated | 1 |
| - Via CP 443-1 EX 41 in PN mode | Maximum 4 in central rack |

| Number of plug-in S5 modules via adapter casing (in the central rack) | Max. 6 |

| Operable function modules and communication processors | |
| - FM | Limited by the number of slots and the number of connections |
| - CP 440 | Limited by the number of slots |
| - CP 441 | Limited by the number of connections |
| - PROFIBUS and Ethernet CPs including CP 443-5 Extended and IM 467 | Max. 14 |

| Time |
| Real-time clock | Yes |
| - Buffered | Yes |
| - Resolution | 1 ms |
| - Accuracy at |
| - Power off | Maximum deviation per day 1.7 s |
| - Power on | Maximum deviation per day 8.6 s |

| Operating hours counters | 8 |
| - Number | 0 to 7 |
| - Value range | 0 to 32767 hours |
| - Granularity | 1 hour |
| - Retentive | Yes |

| Time synchronization | Yes |
| - In PLC, on MPI, DP and IF 964 DP | As master or slave |
| - On Ethernet via NTP | Yes (as client) |
## Technical specifications

### 10.2 Technical Specification of the CPU 416-3 PN/DP; (6ES7416-3ER05-0AB0)

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
<th>S7 message functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of stations that can be used</td>
<td>For block-specific messages (Alarm_S/SQ or Alarm_D/DQ) 63</td>
</tr>
<tr>
<td>For control-specific messages (ALARM_8 blocks, archive) 8</td>
<td></td>
</tr>
<tr>
<td>Symbol-related messages</td>
<td>Yes</td>
</tr>
<tr>
<td>Number of messages</td>
<td>Max. 1024</td>
</tr>
<tr>
<td>– Total</td>
<td>Max. 128</td>
</tr>
<tr>
<td>– 100 ms scheme</td>
<td>Max. 512</td>
</tr>
<tr>
<td>– 500 ms scheme</td>
<td>Max. 1024</td>
</tr>
<tr>
<td>– 1000 ms scheme</td>
<td></td>
</tr>
<tr>
<td>Number of additional values per message</td>
<td>Max. 1</td>
</tr>
<tr>
<td>– With 100 ms scheme</td>
<td>Max. 10</td>
</tr>
<tr>
<td>– With 500, 1000 ms scheme</td>
<td></td>
</tr>
<tr>
<td>Block-related messages</td>
<td>Yes</td>
</tr>
<tr>
<td>Simultaneously active ALARM_S/SQ blocks and ALARM_D/DQ blocks</td>
<td>Max. 200</td>
</tr>
<tr>
<td>ALARM_8 blocks</td>
<td>Yes</td>
</tr>
<tr>
<td>Number of communication jobs for ALARM_8 blocks and blocks for S7 communication (can be set)</td>
<td>Max. 1800</td>
</tr>
<tr>
<td>Preset</td>
<td>600</td>
</tr>
<tr>
<td>Process control reports</td>
<td>Yes</td>
</tr>
<tr>
<td>Number of archives that can log on simultaneously (SFB 37 AR_SEND)</td>
<td>32</td>
</tr>
</tbody>
</table>

### Test and startup functions

| Status/control variables | Yes |
| Variable | Inputs/outputs, memory markers, DB, distributed inputs/outputs, timers, counters |
| Number of tags | Max. 70 |
| Forcing | Yes |
| Variable | Inputs/outputs, memory markers, distributed inputs/outputs |
| Number of tags | Max. 512 |
| Block status | Yes |
| Single-step mode | Yes |
| Diagnostic buffer | Yes |
| Number of entries | Max. 3200 (can be set) |
| Preset | 120 |
| Number of breakpoints | 4 |
### Technical specifications

#### 10.2 Technical Specification of the CPU 416-3 PN/DP; (6ES7416-3ER05-0AB0)

<table>
<thead>
<tr>
<th><strong>Communication</strong></th>
<th><strong>CPU and firmware version</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>PG/OP communication</td>
<td>Yes</td>
</tr>
<tr>
<td>Number of connectable OPs</td>
<td>Yes</td>
</tr>
<tr>
<td>Number of connection resources for S7 connections via all interfaces and CPs</td>
<td>Yes</td>
</tr>
<tr>
<td>Global data communication</td>
<td>Yes</td>
</tr>
<tr>
<td>• Number of GD circuits</td>
<td>64</td>
</tr>
<tr>
<td>• Number of GD packets</td>
<td>32</td>
</tr>
<tr>
<td>• Of which consistent</td>
<td>1 variable</td>
</tr>
<tr>
<td>S7 basic communication</td>
<td>Yes</td>
</tr>
<tr>
<td>• MPI Mode</td>
<td>Via SFC X_SEND, X_RCV, X_GET and X_PUT</td>
</tr>
<tr>
<td>• DP Master Mode</td>
<td>Via SFC I_GET and I_PUT</td>
</tr>
<tr>
<td>S7 communication</td>
<td>Yes</td>
</tr>
<tr>
<td>• User data per job</td>
<td>Max. 76 bytes</td>
</tr>
<tr>
<td>• Of which consistent</td>
<td>1 variable</td>
</tr>
<tr>
<td>S5-compatible communication</td>
<td>Yes</td>
</tr>
<tr>
<td>Standard communication (FMS)</td>
<td>Yes</td>
</tr>
<tr>
<td>Web Server</td>
<td>Yes</td>
</tr>
<tr>
<td><strong>Open IE communication via TCP/IP</strong></td>
<td><strong>Open IE communication via TCP/IP</strong></td>
</tr>
<tr>
<td>Number of connections / access points, total</td>
<td>max. 30</td>
</tr>
<tr>
<td>TCP/IP</td>
<td>Yes (via integrated PROFINET interface and loadable FBs)</td>
</tr>
<tr>
<td>• Maximum number of connections</td>
<td>30</td>
</tr>
<tr>
<td>• Data length, max.</td>
<td>32767 bytes</td>
</tr>
<tr>
<td>ISO on TCP</td>
<td>Yes (via integrated PROFINET interface or CP 443-1 EX 41 and loadable FBs)</td>
</tr>
<tr>
<td>• Maximum number of connections</td>
<td>30</td>
</tr>
<tr>
<td>• Max. data length via integrated PROFINET interface</td>
<td>32767 bytes</td>
</tr>
<tr>
<td>• Max. data length via CP 443-1 EX41</td>
<td>1452 bytes</td>
</tr>
<tr>
<td>UDP</td>
<td>Yes</td>
</tr>
<tr>
<td>• Maximum number of connections</td>
<td>30</td>
</tr>
<tr>
<td>• Data length, max.</td>
<td>1472 bytes</td>
</tr>
</tbody>
</table>
### Technical Specifications

**10.2 Technical Specification of the CPU 416-3 PN/DP; (6ES7416-3ER05-0AB0)**

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
<th>PROFINET CBA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reference setting for the CPU communication load</td>
<td>20%</td>
</tr>
<tr>
<td>Number of remote interconnecting partners</td>
<td>32</td>
</tr>
<tr>
<td>Number of master/slave functions</td>
<td>150</td>
</tr>
<tr>
<td>Total of all master/slave connections</td>
<td>6000</td>
</tr>
<tr>
<td>Data length of all incoming master/slave connections, max.</td>
<td>65000 bytes</td>
</tr>
<tr>
<td>Data length of all outgoing master/slave connections, max.</td>
<td>65000 bytes</td>
</tr>
<tr>
<td>Number of device-internal and PROFIBUS interconnections</td>
<td>1000</td>
</tr>
<tr>
<td>Data length of the device-internal and PROFIBUS interconnections, max.</td>
<td>16000 bytes</td>
</tr>
<tr>
<td>Data length per connection, max.</td>
<td>2000 bytes</td>
</tr>
</tbody>
</table>

Remote interconnections with acyclic transmission

- Scan rate: Scan interval, min. 200 ms
- Number of incoming interconnections 500
- Number of outgoing interconnections 500
- Data length of all incoming interconnections, max. 1600 bytes
- Data length of all outgoing interconnections, max. 1600 bytes
- Data length per connection, (acyclic interconnections), max. 2000 bytes

Remote interconnections with cyclic transmission

- Transmission frequency: Minimum transmission interval 1 ms
- Number of incoming interconnections 300
- Number of outgoing interconnections 300
- Data length of all incoming interconnections, max. 4800 bytes
- Data length of all outgoing interconnections 4800 bytes
- Data length per connection, (acyclic interconnections), max. 250 bytes

HMI variables via PROFINET (acyclic)

- Update HMI variables 500 ms
- Number of stations that can be logged on for HMI variables (PN OPC/iMAP) 2*PN OPC / 1* iMAP
- Number of HMI variables 1000
### Technical specifications

#### 10.2 Technical Specification of the CPU 416-3 PN/DP; (6ES7416-3ER05-0AB0)

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Data length of all HMI variables, max.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PROFIBUS proxy functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>• supported</td>
</tr>
<tr>
<td>• Number of coupled PROFIBUS devices</td>
</tr>
<tr>
<td>• Data length per connection, max.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Interfaces</th>
</tr>
</thead>
<tbody>
<tr>
<td>1st interface</td>
</tr>
</tbody>
</table>

Type of interface | Integrated |
Properties | RS 485/PROFIBUS |
isolated | Yes |
Power supply to interface 24 V rated voltage (15 to 30 VDC) | Maximum 150 mA |
Number of connection resources | MPI: 44 DP: 32 a diagnostic repeater in the line reduces the number of connection resources on the line by 1 |

<table>
<thead>
<tr>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>1st interface MPI mode</td>
</tr>
</tbody>
</table>

• MPI | Yes |
• PROFIBUS DP | DP master/DP slave |

<table>
<thead>
<tr>
<th>Services</th>
</tr>
</thead>
<tbody>
<tr>
<td>• PG/OP communication</td>
</tr>
<tr>
<td>• Routing</td>
</tr>
<tr>
<td>• Global data communication</td>
</tr>
<tr>
<td>• S7 basic communication</td>
</tr>
<tr>
<td>• S7 communication</td>
</tr>
<tr>
<td>• Time synchronization</td>
</tr>
</tbody>
</table>

| Transmission rates | Up to 12 Mbaud |

| 1st interface DP master mode |

<table>
<thead>
<tr>
<th>Services</th>
</tr>
</thead>
<tbody>
<tr>
<td>• PG/OP communication</td>
</tr>
<tr>
<td>• Routing</td>
</tr>
<tr>
<td>• S7 basic communication</td>
</tr>
<tr>
<td>• S7 communication</td>
</tr>
<tr>
<td>• Constant Bus Cycle Time</td>
</tr>
<tr>
<td>• SYNC/FREEZE</td>
</tr>
<tr>
<td>• Enable/disable DP slaves</td>
</tr>
<tr>
<td>• Time synchronization</td>
</tr>
</tbody>
</table>

| Transmission rates | Up to 12 Mbaud |
| Number of DP slaves | Max. 32 |
| Address area | Max. 2 KB inputs / 2 KB outputs |
### CPU and firmware version

<table>
<thead>
<tr>
<th>Feature</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>User data per DP slave</td>
<td>Max. 244 bytes inputs, max. 244 bytes outputs, max. 244 slots each with max. 128 bytes</td>
</tr>
</tbody>
</table>

#### Note:
- The accumulated number of input bytes at the slots may not exceed 244
- The accumulated number of output bytes at the slots may not exceed 244
- The maximum address area of the interface (max. 2 KB inputs /2 KB outputs) accumulated by 32 slaves may not be exceeded

### 1st interface DP slave mode

You can only configure the CPU once as a DP slave even if the CPU has several interfaces.

<table>
<thead>
<tr>
<th>Service</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>Status/Control</td>
<td>Yes</td>
</tr>
<tr>
<td>Programming</td>
<td>Yes</td>
</tr>
<tr>
<td>Routing</td>
<td>Yes</td>
</tr>
<tr>
<td>Time synchronization</td>
<td>Yes</td>
</tr>
<tr>
<td>DDBF file</td>
<td><a href="http://www.ad.siemens.de/csi_e/gsd">http://www.ad.siemens.de/csi_e/gsd</a></td>
</tr>
<tr>
<td>Transmission speed</td>
<td>Up to 12 Mbaud</td>
</tr>
<tr>
<td>Transfer memory</td>
<td>244-byte inputs / 244-byte outputs</td>
</tr>
<tr>
<td>Virtual slots</td>
<td>Max. 32</td>
</tr>
<tr>
<td>User data per address area</td>
<td>Max. 32 bytes</td>
</tr>
<tr>
<td>Of which consistent</td>
<td>32 bytes</td>
</tr>
</tbody>
</table>

### 2nd interface

<table>
<thead>
<tr>
<th>Type of interface</th>
<th>Integrated</th>
</tr>
</thead>
<tbody>
<tr>
<td>Properties</td>
<td>Ethernet</td>
</tr>
<tr>
<td></td>
<td>2-port switch</td>
</tr>
<tr>
<td></td>
<td>2 x RJ45</td>
</tr>
<tr>
<td>Isolated</td>
<td>Yes</td>
</tr>
<tr>
<td>Autosensing (10/100 Mbaud)</td>
<td>Yes</td>
</tr>
<tr>
<td>Autonegation</td>
<td>Yes</td>
</tr>
<tr>
<td>Autocrossover</td>
<td>Yes</td>
</tr>
</tbody>
</table>

### Functionality

- **PROFINET**: Yes

### Services

- **Programming device communication**: Yes
- **OP communication**: Yes
- **S7 communication**:
  - Max. configurable interconnections: Yes, 32, with one each of those reserved for programming device and OP 600
  - Maximum number of instances: Yes
- **Routing**: Yes
- **PROFINET IO**: Yes
- **PROFINET CBA**: Yes
## Technical specifications

### 10.2 Technical Specification of the CPU 416-3 PN/DP; (6ES7416-3ER05-0AB0)

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Open IE communication</td>
<td></td>
</tr>
<tr>
<td>• via TCP/IP</td>
<td>Yes</td>
</tr>
<tr>
<td>• ISO on TCP</td>
<td>Yes</td>
</tr>
<tr>
<td>• UDP</td>
<td>Yes</td>
</tr>
<tr>
<td>• Time synchronization</td>
<td>Yes</td>
</tr>
</tbody>
</table>
## Technical specifications

### 10.2 Technical Specification of the CPU 416-3 PN/DP; (6ES7416-3ER05-0AB0)

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
<th>PROFINET IO</th>
</tr>
</thead>
<tbody>
<tr>
<td>PNO ID (hexadecimal)</td>
<td>813D</td>
</tr>
<tr>
<td>Number of PROFINET IO devices that can be connected</td>
<td>256</td>
</tr>
<tr>
<td>Address area</td>
<td>max. 8 KB inputs/outputs</td>
</tr>
<tr>
<td>Number of submodules</td>
<td>Maximum 8192</td>
</tr>
<tr>
<td></td>
<td>Mixed modules have a factor of 2</td>
</tr>
<tr>
<td>Max. user data length including user data qualifiers</td>
<td>240 bytes per submodule</td>
</tr>
<tr>
<td>Max. user data consistency</td>
<td>240 bytes</td>
</tr>
<tr>
<td>Update Time</td>
<td>250 μs, 0.5 ms, 1 ms, 2 ms and 4 ms</td>
</tr>
<tr>
<td></td>
<td>The minimum value is determined by the set communication portion for PROFINET IO, the number of IO devices and the amount of configured user data.</td>
</tr>
</tbody>
</table>

### S7 protocol functions
- Programming device functions: Yes
- OP functions: Yes

### 3rd. interface
- Type of interface: Plug-in interface module
- Usable interface module: IF 964-DP
- Properties: RS 485/PROFIBUS
- Isolated: Yes
- Power supply to interface: 24 V rated voltage (15 to 30 VDC) Maximum 150 mA
- Number of connection resources: 32, a diagnostic repeater in the line reduces the number of connection resources on the line by 1

### Functionality
- PROFIBUS DP: DP master/DP slave

### 3rd interface DP master mode
- Services
  - PG/OP communication: Yes
  - Routing: Yes
  - S7 basic communication: Yes
  - S7 communication: Yes
  - Constant Bus Cycle Time: Yes
  - SYNC/FREEZE: Yes
  - Enable/disable DP slaves: Yes
- Transmission rates: Up to 12 Mbaud
- Number of DP slaves: Max. 125
- Address area: Max. 8 KB inputs / 8 KB outputs
- User data per DP slave: Max. 244 bytes inputs, max. 244 bytes outputs, max. 244 slots each with max. 128 bytes
## Technical specifications

### 10.2 Technical Specification of the CPU 416-3 PN/DP; (6ES7416-3ER05-0AB0)

### CPU and firmware version

**Note:**
- The accumulated number of input bytes at the slots may not exceed 244
- The accumulated number of output bytes at the slots may not exceed 244
- The maximum address area of the interface (max. 8 KB inputs /8 KB outputs) accumulated by 125 slaves may not be exceeded

### 3rd interface DP slave mode

Specifications as for 1st interface

### Programming

**Programming language**  
LAD, FBD, STL, SCL

**Instruction set**  
See *Instruction List*

**Nesting levels**  
8

**System functions (SFC)**  
See *Instruction List*

**Number of SFCs active at the same time for every line**

- **DPSYC_FR**  
  2

- **D_Act_DP**  
  4

- **RD_REC**  
  8

- **WR_REC**  
  8

- **WR_PARM**  
  8

- **PARM_MOD**  
  2

- **WR_DPARM**  
  2

- **DPNRM_DG**  
  8

- **RDSYSST**  
  1... 8

- **DP_TOPOL**  
  1

**System function blocks (SFB)**  
See *Instruction List*

**Number of SFBs active at the same time**

- **RDREC**  
  8

- **WRREC**  
  8

**User program protection**  
Password security

**Access to consistent data in the process image**  
Yes

### CiR synchronization time

**Base Load**  
100 ms

**Time per I/O byte**  
40 µs

### Isochronous mode

**User data per clock synchronous slave**  
Max. 244 bytes

Maximum number of bytes and slaves in a process image partition

The following must apply:
- Number of bytes/100 + number of slaves < 40

**Constant Bus Cycle Time**  
Yes

**Shortest clock pulse**  
1 ms

**Longest clock pulse**  
0.5 ms without use of SFC126, 127

32 ms

**see Isochronous Mode manual**
## CPU and firmware version

<table>
<thead>
<tr>
<th>Dimensions</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Mounting dimensions WxHxD (mm)</td>
<td>50x290x219</td>
</tr>
<tr>
<td>Slots required</td>
<td>2</td>
</tr>
<tr>
<td>Weight</td>
<td>Approx. 0.9 kg</td>
</tr>
</tbody>
</table>

### Voltages, currents

<table>
<thead>
<tr>
<th>Current consumption from the S7-400 bus (5 VDC)</th>
<th>Typical 1.2 A maximum 1.4 A</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current consumption from S7-400 bus (24 V DC)</td>
<td>Total current consumption of the components connected to the MPI/DP interfaces, with a maximum of 150 mA per interface</td>
</tr>
<tr>
<td>Backup current</td>
<td>Typical 125 µA maximum 300 µA</td>
</tr>
<tr>
<td>Maximum backup time</td>
<td>See Module Specifications reference manual, Section 3.3.</td>
</tr>
<tr>
<td>Incoming supply of external backup voltage to the CPU</td>
<td>5 to 15 V DC</td>
</tr>
<tr>
<td>Power loss</td>
<td>Typical 5.5 W</td>
</tr>
</tbody>
</table>

The CPU does not consume any current at 24 V, it only makes this voltage available at the MPI/DP interface.
10.3 Technical Specification of the CPU 416-3F PN/DP; (6ES7416-3FR05-0AB0)

Data

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
</tr>
</thead>
<tbody>
<tr>
<td>Order no. [MLFB]</td>
</tr>
<tr>
<td>• Firmware version</td>
</tr>
<tr>
<td>Associated programming package</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>Working memory</td>
</tr>
<tr>
<td>• Integrated</td>
</tr>
<tr>
<td>• Integrated</td>
</tr>
<tr>
<td>Loading memory</td>
</tr>
<tr>
<td>• Integrated</td>
</tr>
<tr>
<td>• Expandable FEPROM</td>
</tr>
<tr>
<td>• Expandable RAM</td>
</tr>
<tr>
<td>Backup with battery</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Typical processing times</th>
</tr>
</thead>
<tbody>
<tr>
<td>Processing times of</td>
</tr>
<tr>
<td>• Bit operations</td>
</tr>
<tr>
<td>• Word instructions</td>
</tr>
<tr>
<td>• Fixed-point arithmetic</td>
</tr>
<tr>
<td>• Floating-point arithmetic</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Timers/counters and their retentive address areas</th>
</tr>
</thead>
<tbody>
<tr>
<td>S7 counters</td>
</tr>
<tr>
<td>• Retentive address areas, configurable</td>
</tr>
<tr>
<td>• Preset</td>
</tr>
<tr>
<td>• Counting range</td>
</tr>
<tr>
<td>IEC counters</td>
</tr>
<tr>
<td>• Type</td>
</tr>
<tr>
<td>S7 timers</td>
</tr>
<tr>
<td>• Retentive address areas, configurable</td>
</tr>
<tr>
<td>• Preset</td>
</tr>
<tr>
<td>• Timer range</td>
</tr>
<tr>
<td>IEC timers</td>
</tr>
<tr>
<td>• Type</td>
</tr>
</tbody>
</table>
## Technical specifications

### 10.3 Technical Specification of the CPU 416-3F PN/DP; (6ES7416-3FR05-0AB0)

<table>
<thead>
<tr>
<th><strong>CPU and firmware version</strong></th>
<th><strong>Data areas and their retentive address areas</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Total retentive data area (including memory markers, timers, counters)</strong></td>
<td><strong>Total working and load memory (with backup battery)</strong></td>
</tr>
<tr>
<td>Bit memory</td>
<td>16 KB</td>
</tr>
<tr>
<td></td>
<td>• Retentive address areas, configurable MB 0 to MB 16383</td>
</tr>
<tr>
<td></td>
<td>• Preset retentive address areas MB 0 to MB 15</td>
</tr>
<tr>
<td>Clock flag bits</td>
<td>8 (1 flag byte)</td>
</tr>
<tr>
<td>Data blocks</td>
<td>Max. 10000 (DB 0 reserved) in the 1 to 16 000 range of numbers</td>
</tr>
<tr>
<td></td>
<td>• Size Max. 64 KB</td>
</tr>
<tr>
<td>Local data (can be set)</td>
<td>Max. 32 KB</td>
</tr>
<tr>
<td></td>
<td>• Preset 16 KB</td>
</tr>
</tbody>
</table>

### Blocks

<table>
<thead>
<tr>
<th><strong>OBs</strong></th>
<th>See Instruction List</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Size</strong></td>
<td>Max. 64 KB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>Nesting depth</strong></th>
<th><strong>Size</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Per priority class</td>
<td>24</td>
</tr>
<tr>
<td>Additionally within an error OB</td>
<td>2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>FBs</strong></th>
<th>Max. 5000 in the 1 to 16 000 range of numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Size</strong></td>
<td>Max. 64 KB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>FCs</strong></th>
<th>Max. 5000 in the 1 to 16 000 range of numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Size</strong></td>
<td>Max. 64 KB</td>
</tr>
</tbody>
</table>

### Address areas (I/O)

<table>
<thead>
<tr>
<th><strong>Total I/O address area</strong></th>
<th>16 KB / 16 KB including diagnostics addresses for I/O interfaces, etc.</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Distributed</strong></td>
<td></td>
</tr>
<tr>
<td><strong>MPI/DP interface</strong></td>
<td>2 KB / 2 KB</td>
</tr>
<tr>
<td><strong>DP interface</strong></td>
<td>8 KB / 8 KB</td>
</tr>
<tr>
<td><strong>PN interface</strong></td>
<td>8 KB / 8 KB</td>
</tr>
<tr>
<td><strong>Process image</strong></td>
<td>16 KB / 16 KB (can be set)</td>
</tr>
<tr>
<td></td>
<td>• Preset 512 bytes / 512 bytes</td>
</tr>
<tr>
<td></td>
<td>• Number of process image partitions Max. 15</td>
</tr>
<tr>
<td></td>
<td>• Consistent data Max. 244 bytes</td>
</tr>
<tr>
<td><strong>Digital channels</strong></td>
<td>Max. 131072 / Max. 131072</td>
</tr>
<tr>
<td></td>
<td>• Centralized Max. 131072 / Max. 131072</td>
</tr>
<tr>
<td><strong>Analog channels</strong></td>
<td>Max. 8192 / Max. 8192</td>
</tr>
<tr>
<td></td>
<td>• Centralized Max. 8192 / Max. 8192</td>
</tr>
</tbody>
</table>
### Technical specifications

#### 10.3 Technical Specification of the CPU 416-3F PN/DP; (6ES7416-3FR05-0AB0)

<table>
<thead>
<tr>
<th><strong>CPU and firmware version</strong></th>
<th><strong>Removal</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Central racks/expansion units</td>
<td>Max. 1/21</td>
</tr>
<tr>
<td>Multicomputing</td>
<td>Max. 4 CPUs (with UR1 or UR2)</td>
</tr>
<tr>
<td>Number of plug-in IMs (overall)</td>
<td>Max. 6</td>
</tr>
<tr>
<td>• IM 460</td>
<td>Max. 6</td>
</tr>
<tr>
<td>• IM 463-2</td>
<td>Max. 4</td>
</tr>
<tr>
<td>Number of DP masters</td>
<td></td>
</tr>
<tr>
<td>• Integrated</td>
<td>2</td>
</tr>
<tr>
<td>• Via IF 964-DP</td>
<td>1</td>
</tr>
<tr>
<td>• Via IM 467</td>
<td>Max. 4</td>
</tr>
<tr>
<td>• Via CP 443-5 Extended</td>
<td>Max. 10</td>
</tr>
</tbody>
</table>

IM 467 cannot be used with the CP 443-5 Extended
IM 467 cannot be used with the CP 443-1 EX4x in PN IO mode

<table>
<thead>
<tr>
<th><strong>Number of PN controllers</strong></th>
<th><strong>Removal</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>• Integrated</td>
<td>1</td>
</tr>
<tr>
<td>• Via CP 443-1 EX 41 in PN mode</td>
<td>Maximum 4 in central rack</td>
</tr>
</tbody>
</table>

| **Number of plug-in S5 modules via adapter casing (in the central rack)** | **Max. 6** |

<table>
<thead>
<tr>
<th><strong>Operable function modules and communication processors</strong></th>
<th><strong>Removal</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>• FM</td>
<td>Limited by the number of slots and the number of connections</td>
</tr>
<tr>
<td>• CP 440</td>
<td>Limited by the number of slots</td>
</tr>
<tr>
<td>• CP 441</td>
<td>Limited by the number of connections</td>
</tr>
<tr>
<td>• PROFIBUS and Ethernet CPs including CP 443-5 Extended and IM 467</td>
<td>Max. 14</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>Time</strong></th>
<th><strong>Removal</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Real-time clock</td>
<td>Yes</td>
</tr>
<tr>
<td>• Buffered</td>
<td>Yes</td>
</tr>
<tr>
<td>• Resolution</td>
<td>1 ms</td>
</tr>
<tr>
<td>• Accuracy at</td>
<td></td>
</tr>
<tr>
<td>– Power off</td>
<td>Maximum deviation per day 1.7 s</td>
</tr>
<tr>
<td>– Power on</td>
<td>Maximum deviation per day 8.6 s</td>
</tr>
<tr>
<td>Operating hours counters</td>
<td>8</td>
</tr>
<tr>
<td>• Number</td>
<td>0 to 7</td>
</tr>
<tr>
<td>• Value range</td>
<td>0 to 32767 hours</td>
</tr>
<tr>
<td>• Granularity</td>
<td>1 hour</td>
</tr>
<tr>
<td>• Retentive</td>
<td>Yes</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>Time synchronization</strong></th>
<th><strong>Removal</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>• In PLC, on MPI, DP and IF 964 DP</td>
<td>As master or slave</td>
</tr>
<tr>
<td>• On Ethernet via NTP</td>
<td>Yes (as client)</td>
</tr>
</tbody>
</table>
## Technical specifications

### 10.3 Technical Specification of the CPU 416-3F PN/DP; (6ES7416-3FR05-0AB0)

<table>
<thead>
<tr>
<th><strong>CPU and firmware version</strong></th>
<th><strong>S7 message functions</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Number of stations that can be used</strong></td>
<td><strong>For block-specific messages (Alarm_S/SQ or Alarm_D/DQ)</strong>: 63</td>
</tr>
<tr>
<td><strong>For control-specific messages (ALARM_8 blocks, archive)</strong></td>
<td>8</td>
</tr>
<tr>
<td><strong>Symbol-related messages</strong></td>
<td><strong>Yes</strong></td>
</tr>
<tr>
<td><strong>• Number of messages</strong></td>
<td><strong>Max. 1024</strong></td>
</tr>
<tr>
<td><strong>• Total</strong></td>
<td><strong>Max. 128</strong></td>
</tr>
<tr>
<td><strong>• 100 ms scheme</strong></td>
<td><strong>Max. 512</strong></td>
</tr>
<tr>
<td><strong>• 500 ms scheme</strong></td>
<td><strong>Max. 1024</strong></td>
</tr>
<tr>
<td><strong>• 1000 ms scheme</strong></td>
<td></td>
</tr>
<tr>
<td><strong>• Number of additional values per message</strong></td>
<td><strong>Max. 1</strong></td>
</tr>
<tr>
<td><strong>• With 100 ms scheme</strong></td>
<td><strong>Max. 10</strong></td>
</tr>
<tr>
<td><strong>• With 500, 1000 ms scheme</strong></td>
<td></td>
</tr>
<tr>
<td><strong>Block-related messages</strong></td>
<td><strong>Yes</strong></td>
</tr>
<tr>
<td><strong>• Simultaneously active ALARM_S/SQ blocks and ALARM_D/DQ blocks</strong></td>
<td><strong>Max. 200</strong></td>
</tr>
<tr>
<td><strong>ALARM_8 blocks</strong></td>
<td><strong>Yes</strong></td>
</tr>
<tr>
<td><strong>• Number of communication jobs for ALARM_8 blocks and blocks for S7 communication (can be set)</strong></td>
<td><strong>Max. 1800</strong></td>
</tr>
<tr>
<td><strong>• Preset</strong></td>
<td><strong>600</strong></td>
</tr>
<tr>
<td><strong>Process control reports</strong></td>
<td><strong>Yes</strong></td>
</tr>
<tr>
<td><strong>Number of archives that can log on simultaneously (SFB 37 AR_SEND)</strong></td>
<td><strong>32</strong></td>
</tr>
</tbody>
</table>

### Test and startup functions

<table>
<thead>
<tr>
<th><strong>Status/control variables</strong></th>
<th><strong>Yes</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>• Variable</strong></td>
<td>Inputs/outputs, memory markers, DB, distributed inputs/outputs, timers, counters</td>
</tr>
<tr>
<td><strong>• Number of tags</strong></td>
<td>Max. 70</td>
</tr>
<tr>
<td><strong>Forcing</strong></td>
<td><strong>Yes</strong></td>
</tr>
<tr>
<td><strong>• Variable</strong></td>
<td>Inputs/outputs, memory markers, distributed inputs/outputs</td>
</tr>
<tr>
<td><strong>• Number of tags</strong></td>
<td>Max. 512</td>
</tr>
<tr>
<td><strong>Block status</strong></td>
<td><strong>Yes</strong></td>
</tr>
<tr>
<td><strong>Single-step mode</strong></td>
<td><strong>Yes</strong></td>
</tr>
<tr>
<td><strong>Diagnostic buffer</strong></td>
<td><strong>Yes</strong></td>
</tr>
<tr>
<td><strong>• Number of entries</strong></td>
<td>Max. 3200 (can be set)</td>
</tr>
<tr>
<td><strong>• Preset</strong></td>
<td><strong>120</strong></td>
</tr>
<tr>
<td><strong>Number of breakpoints</strong></td>
<td><strong>4</strong></td>
</tr>
</tbody>
</table>
### Technical specifications

#### 10.3 Technical Specification of the CPU 416-3F PN/DP; (6ES7416-3FR05-0AB0)

<table>
<thead>
<tr>
<th><strong>CPU and firmware version</strong></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Communication</strong></td>
<td></td>
</tr>
<tr>
<td>PG/OP communication</td>
<td>Yes</td>
</tr>
<tr>
<td>Number of connectable OPs</td>
<td>63 with message processing</td>
</tr>
<tr>
<td>Number of connection resources for S7 connections via all interfaces and CPs</td>
<td>64, with one each of those reserved for programming device and OP</td>
</tr>
<tr>
<td>Global data communication</td>
<td>Yes</td>
</tr>
<tr>
<td>- Number of GD circuits</td>
<td>Max. 16</td>
</tr>
<tr>
<td>- Number of GD packets Transmitters</td>
<td>Max. 16</td>
</tr>
<tr>
<td>- Receiving stations</td>
<td>Max. 32</td>
</tr>
<tr>
<td>- Size of GD packets</td>
<td>Max. 64 bytes</td>
</tr>
<tr>
<td>- Of which consistent Transmitters</td>
<td>1 variable</td>
</tr>
<tr>
<td>S7 basic communication</td>
<td>Yes</td>
</tr>
<tr>
<td>- MPI Mode</td>
<td>Via SFC X_SEND, X_RCV, X_GET and X_PUT</td>
</tr>
<tr>
<td>- DP Master Mode</td>
<td>Via SFC I_GET and I_PUT</td>
</tr>
<tr>
<td>- User data per job</td>
<td>Max. 76 bytes</td>
</tr>
<tr>
<td>- Of which consistent</td>
<td>1 variable</td>
</tr>
<tr>
<td>S7 communication</td>
<td>Yes</td>
</tr>
<tr>
<td>- User data per job</td>
<td>Max. 64 KB</td>
</tr>
<tr>
<td>- Of which consistent</td>
<td>1 variable (462 bytes)</td>
</tr>
<tr>
<td>S5-compatible communication</td>
<td>Via FC AG_SEND and AG_RECV, max. via 10 CP 443-1 or 443-5)</td>
</tr>
<tr>
<td>- User data per job</td>
<td>Max. 8 KB</td>
</tr>
<tr>
<td>- Of which consistent</td>
<td>240 bytes</td>
</tr>
<tr>
<td>Standard communication (FMS)</td>
<td>Yes (via CP and loadable FB)</td>
</tr>
<tr>
<td>Web Server</td>
<td>Yes</td>
</tr>
</tbody>
</table>

#### Open IE communication via TCP/IP

<table>
<thead>
<tr>
<th><strong>TCP/IP</strong></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of connections / access points, total</td>
<td>max. 30</td>
</tr>
<tr>
<td>TCP/IP</td>
<td>Yes (via integrated PROFINET interface and loadable FBs)</td>
</tr>
<tr>
<td>- Maximum number of connections</td>
<td>30</td>
</tr>
<tr>
<td>- Data length, max.</td>
<td>32767 bytes</td>
</tr>
<tr>
<td>ISO on TCP</td>
<td>Yes (via integrated PROFINET interface or CP 443-1 EX 41 and loadable FBs)</td>
</tr>
<tr>
<td>- Maximum number of connections</td>
<td>30</td>
</tr>
<tr>
<td>- Max. data length via integrated PROFINET interface</td>
<td>32767 bytes</td>
</tr>
<tr>
<td>- Max. data length via CP 443-1 EX 41</td>
<td>1452 bytes</td>
</tr>
<tr>
<td>UDP</td>
<td></td>
</tr>
<tr>
<td>- Maximum number of connections</td>
<td>30</td>
</tr>
<tr>
<td>- Data length, max.</td>
<td>1472 bytes</td>
</tr>
</tbody>
</table>
### Technical specifications

#### 10.3 Technical Specification of the CPU 416-3F PN/DP; (6ES7416-3FR05-0AB0)

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PROFINET CBA</strong></td>
</tr>
<tr>
<td>Reference setting for the CPU communication load</td>
</tr>
<tr>
<td>Number of remote interconnecting partners</td>
</tr>
<tr>
<td>Number of master/slave functions</td>
</tr>
<tr>
<td>Total of all master/slave connections</td>
</tr>
<tr>
<td>Data length of all incoming master/slave connections, max.</td>
</tr>
<tr>
<td>Data length of all outgoing master/slave connections, max.</td>
</tr>
<tr>
<td>Number of device-internal and PROFIBUS interconnections</td>
</tr>
<tr>
<td>Data length of the device-internal and PROFIBUS interconnections, max.</td>
</tr>
<tr>
<td>Data length per connection, max.</td>
</tr>
</tbody>
</table>

Remote interconnections with acyclic transmission

- **Scan rate:** Scan interval, min. | 200 ms |
- **Number of incoming interconnections** | 500 |
- **Number of outgoing interconnections** | 500 |
- **Data length of all incoming interconnections, max.** | 16000 bytes |
- **Data length of all outgoing interconnections, max.** | 16000 bytes |
- **Data length per connection, (acyclic interconnections), max.** | 1400 bytes |

Remote interconnections with cyclic transmission

- **Transmission frequency:** Minimum transmission interval | 1 ms |
- **Number of incoming interconnections** | 300 |
- **Number of outgoing interconnections** | 300 |
- **Data length of all incoming interconnections, max.** | 4800 bytes |
- **Data length of all outgoing interconnections** | 4800 bytes |
- **Data length per connection, (acyclic interconnections), max.** | 250 bytes |

HMI variables via PROFINET (acyclic)

- **Update HMI variables** | 500 ms |
- **Number of stations that can be logged on for HMI variables (PN OPC/iMAP)** | 2*PN OPC / 1* iMAP |
- **Number of HMI variables** | 1000 |
## Technical specifications

### 10.3 Technical Specification of the CPU 416-3F PN/DP; (6ES7416-3FR05-0AB0)

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
</tr>
</thead>
<tbody>
<tr>
<td>• Data length of all HMI variables, max.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PROFIBUS proxy functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>• supported</td>
</tr>
<tr>
<td>• Number of coupled PROFIBUS devices</td>
</tr>
<tr>
<td>• Data length per connection, max.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Interfaces</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>1st interface</strong></td>
</tr>
<tr>
<td>Type of interface</td>
</tr>
<tr>
<td>Properties</td>
</tr>
<tr>
<td>isolated</td>
</tr>
<tr>
<td>Power supply to interface 24 V rated voltage (15 to 30 VDC)</td>
</tr>
<tr>
<td>Number of connection resources</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>• MPI</td>
</tr>
<tr>
<td>• PROFIBUS DP</td>
</tr>
</tbody>
</table>

**1st interface MPI mode**

<table>
<thead>
<tr>
<th>Services</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>• PG/OP communication</td>
<td>Yes</td>
</tr>
<tr>
<td>• Routing</td>
<td>Yes</td>
</tr>
<tr>
<td>• Global data communication</td>
<td>Yes</td>
</tr>
<tr>
<td>• S7 basic communication</td>
<td>Yes</td>
</tr>
<tr>
<td>• S7 communication</td>
<td>Yes</td>
</tr>
<tr>
<td>• Time synchronization</td>
<td>Yes</td>
</tr>
</tbody>
</table>

| Transmission rates | Up to 12 Mbaud |

**1st interface DP master mode**

<table>
<thead>
<tr>
<th>Services</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>• PG/OP communication</td>
<td>Yes</td>
</tr>
<tr>
<td>• Routing</td>
<td>Yes</td>
</tr>
<tr>
<td>• S7 basic communication</td>
<td>Yes</td>
</tr>
<tr>
<td>• S7 communication</td>
<td>Yes</td>
</tr>
<tr>
<td>• Constant Bus Cycle Time</td>
<td>Yes</td>
</tr>
<tr>
<td>• SYNC/FREEZE</td>
<td>Yes</td>
</tr>
<tr>
<td>• Enable/disable DP slaves</td>
<td>Yes</td>
</tr>
<tr>
<td>• Time synchronization</td>
<td>Yes</td>
</tr>
</tbody>
</table>

| Transmission rates | Up to 12 Mbaud |

| Number of DP slaves | Max. 32 |
| Address area | Max. 2 KB inputs / 2 KB outputs |
## Technical specifications

### 10.3 Technical Specification of the CPU 416-3F PN/DP; (6ES7416-3FR05-0AB0)

### CPU and firmware version

| User data per DP slave | Max. 244 bytes inputs, max. 244 bytes outputs, max. 244 slots each with max. 128 bytes |

### Note:
- The accumulated number of input bytes at the slots may not exceed 244
- The accumulated number of output bytes at the slots may not exceed 244
- The maximum address area of the interface (max. 2 KB inputs /2 KB outputs) accumulated by 32 slaves may not be exceeded

### 1st interface DP slave mode

You can only configure the CPU once as a DP slave even if the CPU has several interfaces.

<table>
<thead>
<tr>
<th>Services</th>
<th>Yes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Status/Control</td>
<td></td>
</tr>
<tr>
<td>Programming</td>
<td></td>
</tr>
<tr>
<td>Routing</td>
<td></td>
</tr>
<tr>
<td>Time synchronization</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DDBF file</th>
<th><a href="http://www.ad.siemens.de/csi_e/gsd">http://www.ad.siemens.de/csi_e/gsd</a></th>
</tr>
</thead>
<tbody>
<tr>
<td>Transmission speed</td>
<td>Up to 12 Mbaud</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Transfer memory</th>
<th>244-byte inputs / 244-byte outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Virtual slots</td>
<td>Max. 32</td>
</tr>
<tr>
<td>User data per address area</td>
<td>Max. 32 bytes</td>
</tr>
<tr>
<td>Of which consistent</td>
<td>32 bytes</td>
</tr>
</tbody>
</table>

### 2nd interface

**Type of interface**: Integrated

**Properties**
- Ethernet
- 2-port switch
- 2 x RJ45

**Isolated**: Yes

**Autosensing (10/100 Mbaud)**: Yes

**Autonegation**: Yes

**Autocrossover**: Yes

**Functionality**

| PROFINET | Yes |

**Services**

| Programming device communication | Yes |
| OP communication                 | Yes |
| S7 communication                | Yes |
| Max. configurable interconnections | 32, with one each of those reserved for programming device and OP 600 |
| Maximum number of instances      | Yes |

| Routing | Yes |
| PROFINET IO | Yes |
| PROFINET CBA | Yes |
### Technical specifications

#### 10.3 Technical Specification of the CPU 416-3F PN/DP; (6ES7416-3FR05-0AB0)

<table>
<thead>
<tr>
<th>Open IE communication</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>• via TCP/IP</td>
<td>Yes</td>
</tr>
<tr>
<td>• ISO on TCP</td>
<td>Yes</td>
</tr>
<tr>
<td>• UDP</td>
<td>Yes</td>
</tr>
<tr>
<td>• Time synchronization</td>
<td>Yes</td>
</tr>
</tbody>
</table>
### CPU and firmware version

<table>
<thead>
<tr>
<th>PROFINET IO</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PNO ID (hexadecimal)</strong></td>
</tr>
<tr>
<td><strong>Number of integrated PROFINET IO controllers</strong></td>
</tr>
<tr>
<td><strong>Number of PROFINET IO devices that can be connected</strong></td>
</tr>
<tr>
<td><strong>Address area</strong></td>
</tr>
<tr>
<td><strong>Number of submodules</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td><strong>Max. user data length including user data qualifiers</strong></td>
</tr>
<tr>
<td><strong>Max. user data consistency</strong></td>
</tr>
<tr>
<td><strong>Update Time</strong></td>
</tr>
</tbody>
</table>

**S7 protocol functions**

- Programming device functions: Yes
- OP functions: Yes

### 3rd. interface

<table>
<thead>
<tr>
<th>Type of interface</th>
<th>Plug-in interface module</th>
</tr>
</thead>
<tbody>
<tr>
<td>Usable interface module</td>
<td>IF 964-DP</td>
</tr>
<tr>
<td>Properties</td>
<td>RS 485/PROFIBUS</td>
</tr>
<tr>
<td>isolated</td>
<td>Yes</td>
</tr>
<tr>
<td>Power supply to interface 24 V rated voltage (15 to 30 VDC)</td>
<td>Maximum 150 mA</td>
</tr>
<tr>
<td>Number of connection resources</td>
<td>32, a diagnostic repeater in the line reduces the number of connection resources on the line by 1</td>
</tr>
</tbody>
</table>

### Functionality

- PROFIBUS DP: DP master/DP slave

#### 3rd interface DP master mode

<table>
<thead>
<tr>
<th>Services</th>
<th>Yes</th>
</tr>
</thead>
<tbody>
<tr>
<td>PG/OP communication</td>
<td></td>
</tr>
<tr>
<td>Routing</td>
<td></td>
</tr>
<tr>
<td>S7 basic communication</td>
<td></td>
</tr>
<tr>
<td>S7 communication</td>
<td></td>
</tr>
<tr>
<td>Constant Bus Cycle Time</td>
<td></td>
</tr>
<tr>
<td>SYNC/FREEZE</td>
<td></td>
</tr>
<tr>
<td>Enable/disable DP slaves</td>
<td></td>
</tr>
<tr>
<td>Transmission rates</td>
<td>Up to 12 Mbaud</td>
</tr>
<tr>
<td>Number of DP slaves</td>
<td>Max. 125</td>
</tr>
<tr>
<td>Address area</td>
<td>Max. 8 KB inputs / 8 KB outputs</td>
</tr>
</tbody>
</table>
**Technical specifications**

10.3 Technical Specification of the CPU 416-3F PN/DP; (6ES7416-3FR05-0AB0)

<table>
<thead>
<tr>
<th>CPU and firmware version</th>
</tr>
</thead>
<tbody>
<tr>
<td>• User data per DP slave</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>

**Note:**
- The accumulated number of input bytes at the slots may not exceed 244
- The accumulated number of output bytes at the slots may not exceed 244
- The maximum address area of the interface (max. 8 KB inputs / 8 KB outputs) accumulated by 125 slaves may not be exceeded

### 3rd interface DP slave mode

Specifications as for 1st interface

#### Programming

<table>
<thead>
<tr>
<th>Programming language</th>
<th>LAD, FBD, STL, SCL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction set</td>
<td>See Instruction List</td>
</tr>
<tr>
<td>Nesting levels</td>
<td>8</td>
</tr>
<tr>
<td>System functions (SFC)</td>
<td>See Instruction List</td>
</tr>
</tbody>
</table>

Number of SFCs active at the same time for every line

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>DPSYC_FR 2</td>
</tr>
<tr>
<td></td>
<td>D_ACT_DP 4</td>
</tr>
<tr>
<td></td>
<td>RD_REC 8</td>
</tr>
<tr>
<td></td>
<td>WR_REC 8</td>
</tr>
<tr>
<td></td>
<td>WR_PARM 8</td>
</tr>
<tr>
<td></td>
<td>PARM_MOD 2</td>
</tr>
<tr>
<td></td>
<td>WR_DPARGM 2</td>
</tr>
<tr>
<td></td>
<td>DPNRM_DG 8</td>
</tr>
<tr>
<td></td>
<td>RDSYSST 1... 8</td>
</tr>
<tr>
<td></td>
<td>DP_TOPOL 1</td>
</tr>
</tbody>
</table>

System function blocks (SFB)

| See Instruction List |

Number of SFBs active at the same time

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RDREC 8</td>
</tr>
<tr>
<td></td>
<td>WRREC 8</td>
</tr>
</tbody>
</table>

**User program protection**
- Password security

**Access to consistent data in the process image**
- Yes

**CiR synchronization time**

<table>
<thead>
<tr>
<th>Base Load</th>
<th>100 ms</th>
</tr>
</thead>
<tbody>
<tr>
<td>Time per I/O byte</td>
<td>40 µs</td>
</tr>
</tbody>
</table>
### Technical specifications

#### 10.3 Technical Specification of the CPU 416-3F PN/DP; (6ES7416-3FR05-0AB0)

<table>
<thead>
<tr>
<th><strong>CPU and firmware version</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Isochronous mode</strong></td>
</tr>
<tr>
<td>User data per clock synchronous slave</td>
</tr>
<tr>
<td>Maximum number of bytes and slaves in a process image partition</td>
</tr>
<tr>
<td>Constant Bus Cycle Time</td>
</tr>
<tr>
<td>Shortest clock pulse</td>
</tr>
<tr>
<td>Longest clock pulse</td>
</tr>
<tr>
<td>see <em>Isochronous Mode</em> manual</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>Dimensions</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Mounting dimensions WxHxD (mm)</td>
</tr>
<tr>
<td>Slots required</td>
</tr>
<tr>
<td>Weight</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>Voltages, currents</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Current consumption from the S7-400 bus (5 VDC)</td>
</tr>
<tr>
<td>Current consumption from S7-400 bus (24 V DC)</td>
</tr>
<tr>
<td>Total current consumption of the components connected to the MPI/DP interfaces, with a maximum of 150 mA per interface</td>
</tr>
<tr>
<td>Backup current</td>
</tr>
<tr>
<td>Maximum backup time</td>
</tr>
<tr>
<td>Incoming supply of external backup voltage to the CPU</td>
</tr>
<tr>
<td>Power loss</td>
</tr>
</tbody>
</table>
## 10.4 Technical specifications of the memory cards

### Data

<table>
<thead>
<tr>
<th>Name</th>
<th>Order No.</th>
<th>Current consumption at 5 V</th>
<th>Backup currents</th>
</tr>
</thead>
<tbody>
<tr>
<td>MC 952 / 64 Kbytes / RAM</td>
<td>6ES7952-0AF00-0AA0</td>
<td>typ. 20 mA Max. 50 mA</td>
<td>Typical 0.5 µA Max. 20 µA</td>
</tr>
<tr>
<td>MC 952 / 256 Kbytes / RAM</td>
<td>6ES7952-1AH00-0AA0</td>
<td>Typical 35 mA Max. 80 mA</td>
<td>Typical 1 µA Max. 40 µA</td>
</tr>
<tr>
<td>MC 952 / 1 MB / RAM</td>
<td>6ES7952-1AK00-0AA0</td>
<td>Typical 40 mA 90 mA max.</td>
<td>Typical 3 µA Max. 50 µA</td>
</tr>
<tr>
<td>MC 952 / 2 MB / RAM</td>
<td>6ES7952-1AL00-0AA0</td>
<td>Typical 45 mA 100 mA max.</td>
<td>Typical 5 µA Max. 60 µA</td>
</tr>
<tr>
<td>MC 952 / 4 MB / RAM</td>
<td>6ES7952-1AM00-0AA0</td>
<td>Typical 45 mA 100 mA max.</td>
<td>Typical 5 µA Max. 60 µA</td>
</tr>
<tr>
<td>MC 952 / 8 MB / RAM</td>
<td>6ES7952-1AP00-0AA0</td>
<td>Typical 45 mA 100 mA max.</td>
<td>Typical 5 µA Max. 60 µA</td>
</tr>
<tr>
<td>MC 952 / 16 MB / RAM</td>
<td>6ES7952-1AS00-0AA0</td>
<td>Typical 100 mA 150 mA max.</td>
<td>Typical 50 µA Max. 125 µA</td>
</tr>
<tr>
<td>MC 952 / 64 MB / RAM</td>
<td>6ES7952-1AY00-0AA0</td>
<td>Typical 100 mA 150 mA max.</td>
<td>Typical 100 µA Max. 500 µA</td>
</tr>
<tr>
<td>MC 952 / 64 KB / 5V FLASH</td>
<td>6ES7952-0KF00-0AA0</td>
<td>Typical 15 mA Max. 35 mA</td>
<td>–</td>
</tr>
<tr>
<td>MC 952 / 256 KB / 5V FLASH</td>
<td>6ES7952-0KH00-0AA0</td>
<td>Typical 20 mA Max. 45 mA</td>
<td>–</td>
</tr>
<tr>
<td>MC 952 / 1 Mbyte / 5V Flash</td>
<td>6ES7952-1KK00-0AA0</td>
<td>Typical 40 mA Max. 90 mA</td>
<td>–</td>
</tr>
<tr>
<td>MC 952 / 2 Mbytes / 5V Flash</td>
<td>6ES7952-1KL00-0AA0</td>
<td>Typical 50 mA Max. 100 mA</td>
<td>–</td>
</tr>
<tr>
<td>MC 952 / 4 Mbytes / 5V Flash</td>
<td>6ES7952-1KM00-0AA0</td>
<td>Typical 40 mA Max. 90 mA</td>
<td>–</td>
</tr>
<tr>
<td>MC 952 / 8 Mbytes / 5V Flash</td>
<td>6ES7952-1KP00-0AA0</td>
<td>Typical 50 mA Max. 100 mA</td>
<td>–</td>
</tr>
<tr>
<td>MC 952 / 16 Mbytes / 5V Flash</td>
<td>6ES7952-1KS00-0AA0</td>
<td>Typical 55 mA Max. 110 mA</td>
<td>–</td>
</tr>
<tr>
<td>MC 952 / 32 Mbytes / 5V Flash</td>
<td>6ES7952-1KT00-0AA0</td>
<td>Typical 55 mA Max. 110 mA</td>
<td>–</td>
</tr>
<tr>
<td>MC 952 / 64 Mbytes / 5V Flash</td>
<td>6ES7952-1KY00-0AA0</td>
<td>Typical 55 mA Max. 110 mA</td>
<td>–</td>
</tr>
</tbody>
</table>

Dimensions WxHxD (in mm) 7.5 x 57 x 87

Weight Max. 35 g

EMC protection Provided by construction
11.1 Using the IF 964-DP interface module

Order numbers
You can use the IF 964-DP interface module with order number 6ES7964-2AA04-0AB0 in the CPUs of the S7-400 as of firmware version 4.0.

The interface module identifier is on the front panel and can therefore be identified when it is installed.

Features
The IF 964-DP is used to connect distributed I/Os over "PROFIBUS-DP". The module has a floating RS-485 interface. The transmission rate is 12 Mbps maximum.

The permitted cable length depends on the transmission rate and the number of nodes. On a point-to-point link at a transmission rate of 12 Mbps, a cable length of 100 m is possible and at 9.6 Kbps, a length of 1200 m can be achieved.
The system can be expanded up to 125 stations.

Figure 11-1  IF 964-DP interface module

Note
The IF 964-DP may only be removed or inserted when the power is turned off.
If you remove the interface module when the power is turned on, the CPU changes to the DEFECT mode.

Further information
You will find information on "PROFIBUS-DP" in the following brochures and manuals:

- Manuals on the DP masters, for example, programmable logic controller S7-300 or automation system S7-400 for the PROFIBUS-DP interface
- Manuals on the DP slaves, for example, distributed I/O station ET 200M or distributed I/O station ET 200C
- Manuals on STEP 7
11.2 Pin assignment of the IF 964-DP interface module

Connector X1

There is a 9-pin D-sub female connector on the front panel of the module for connecting the cable. You can see the pin assignment in the following table.

Table 11-1 Female connector IF 1 IF 964-DP (9-pin D-sub)

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Meaning</th>
<th>Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>2</td>
<td>M 24</td>
<td>24 V reference potential (6ES7964-2AA01-0AB0)</td>
<td>Output</td>
</tr>
<tr>
<td>3</td>
<td>LTG_B</td>
<td>Line B</td>
<td>Input/Output</td>
</tr>
<tr>
<td>4</td>
<td>RTSAS</td>
<td>request to send (AS)</td>
<td>Output</td>
</tr>
<tr>
<td>5</td>
<td>M5ext</td>
<td>Functional ground (isolated)</td>
<td>Output</td>
</tr>
<tr>
<td>6</td>
<td>P5ext</td>
<td>+5 V (floating), max. 920 mA (to supply the bus terminator)</td>
<td>Output</td>
</tr>
<tr>
<td>7</td>
<td>P 24 V</td>
<td>+24 V, max. 150 mA, non-floating</td>
<td>Output</td>
</tr>
<tr>
<td>8</td>
<td>LTG_A</td>
<td>Line A</td>
<td>Input</td>
</tr>
<tr>
<td>9</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
</tbody>
</table>
11.3 Technical specifications

Technical specifications

The IF 964-DP interface module obtains its power from the CPU. The technical specifications include the necessary current consumption to allow dimensioning of the power supply unit.

<table>
<thead>
<tr>
<th>Dimensions and weight</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimensions W x H x D (mm)</td>
<td>26 x 54 x 130</td>
</tr>
<tr>
<td>Weight</td>
<td>0.065 kg</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Performance features</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Transmission rate</td>
<td>9.6 Kbps to 12 Mbps</td>
</tr>
<tr>
<td>Length of cable</td>
<td></td>
</tr>
<tr>
<td>• at 9.6 Kbps</td>
<td>maximum 1200 m</td>
</tr>
<tr>
<td>• at 12 Mbps</td>
<td>maximum 100 m</td>
</tr>
<tr>
<td>Number of stations</td>
<td>≤125 (depending on the CPU used)</td>
</tr>
<tr>
<td>Physical interface characteristics</td>
<td>RS-485</td>
</tr>
<tr>
<td>Isolation</td>
<td>Yes</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Voltages, Currents</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Power supply supplied by the S7-400</td>
<td></td>
</tr>
<tr>
<td>Current consumption from the S7-400 bus The CPU does not consume any current at 24 V, it only makes this voltage available at the MPI/DP interface.</td>
<td>Total current consumption of the components connected to the DP interface, however maximum of 150 mA</td>
</tr>
<tr>
<td>Possible load of the floating 5 V (P5ext)</td>
<td>Maximum 90 mA</td>
</tr>
<tr>
<td>Possible load of the 24 V</td>
<td>Maximum 150 mA</td>
</tr>
<tr>
<td>Module identifier</td>
<td>Ch</td>
</tr>
<tr>
<td>Power loss</td>
<td>1 W</td>
</tr>
</tbody>
</table>
CPU 31x-2, 5-9, 5-19
Diagnostic interrupt
  CPU 31x-2 as DP slave, 5-26
Diagnostic interrupt response time, 9-26
Diagnostics
  configured address area, 5-24
  Device-related: CPU 31x-2 as DP slave, 5-25
  Direct data exchange, 5-29
Direct data exchange
Diagnostics, 5-29
Display languages
  of the web server, 3-2
Documentation package, 1-2
DP cycle times, 9-14
DP interface, 2-24
  Connectors, 2-24
DP master
  CPU 41x, 5-3
  Diagnostics with LEDs, 5-6
  Diagnostics with STEP 7, 5-7
DP slave
  CPU 31x-2, 5-11
  Diagnostics with LEDs, 5-16
  Diagnostics with STEP 7, 5-16
DP slave diagnostic data
  Structure, 5-20
DP standard slave
  Consistent data, 7-3
DPV1, 5-3
DPV1 components, 5-4

E
EN 50170, 5-3
Error displays, 2-9
  all CPUs, 2-9
Error messages, 2-5
ETHERNET interface, 2-25, 4-4
External backup voltage
  Supply, 2-3

F
Factory state, 3-12
Firewall, 3-2
Firmware
  Updating, 3-14
Flash card
  Use, 2-20
Further assistance, 1-2

G
Gateway, 4-14
GD communication, 4-11
Global data communication, 4-11

H
Hardware interrupt
  CPU 31x-2 as DP slave, 5-26
Hardware interrupt processing, 9-25
Hardware interrupt response time, 9-24
  of signal modules, 9-25
  of the CPUs, 9-24, 9-25
Hot restart, 2-15, 8-4
  Operating sequence, 2-15, 2-16

I
I/O direct accesses, 9-18
Identifier-related diagnostics, 5-24
IF-964-DP
  Features, 11-1
  Manuals, 11-2
  Pin assignment, 11-3
  Technical specifications, 11-4
iMap, 6-2
Interface
  MPI/DP, 2-3
  PROFIBUS DP, 2-3
Interface module
  Slot, 2-2
interfaces
  MPI interface, 4-1
  MPI interface: capable devices, 4-2
  MPI Interface: MPI interface as a PROFIBUS DP interface, 4-2
  MPI interface: time synchronization, 4-1
  PROFIBUS DP Interface, 4-2
Interfaces
  PROFINET interface, 2-25, 4-4
Interrupt changes
  during operation, 3-11
Interrupts
  CPU 315-2 DP as DP slave, 5-26
IP address
  Memory reset, 2-14
Isochronous mode, 5-5
Index

L
LEDs 2-2

M
Manual
Purpose 1-1
Manual package 1-2
Master PROFIBUS address 5-22
Maximum cycle time 9-7
Memory areas
Basis for the calculation 8-2
Memory areas 8-1
Memory card
Capacity 2-21
Function 2-17
Slot 2-2
Structure 2-17
Types 2-20
Memory Card
Changing 2-21
Memory reset
after a request 2-13
IP address 2-14
MPI parameters 2-14
operating sequence 2-13
Process 2-13
Minimum cycle time 9-8
Mode selector switch 2-2 2-11
Positions 2-11
Monitoring functions 2-5
MPI interface 2-22 4-1
Connectors 2-22
MPI parameters
Memory reset 2-14
MPI/DP interface 2-3
Multicomputing 3-3
Address assignment 3-5
Behavior during operation 3-5
Behavior during start up 3-5
Bus connection 3-5
Example 3-4
Interrupt assignment 3-5
Interrupt processing 3-5
Number of I/Os 3-6
Rack 3-3
Slot rules 3-5
Uses 3-3
Multicomputing interrupt 3-6

N
Network functions
S7 communication 4-9

O
OB 83 6-7
OB 86 6-7
Operating system
scan time 9-5
Order No.
6ES7 414-3EM05-0AB0 10-1
6ES7 416-3ER05-0AB0 10-16
6ES7 416-3FR05-0AB0 10-28
Order numbers
Memory card 10-40
Organizational blocks 8-7
Orientation
in the manual 1-2

P
Parameter assignment frame 5-11
Parameter fields 2-26
Parameters 2-26
PDA
Access to the web server 3-2
Process image 9-1
Process Image Updating
scan time 9-3 9-4
PROFIBUS DP Interface
Connectable devices 4-3
Time synchronization 4-3
PROFIBUS DP Interface 4-2
PROFIBUS DP Interface 2-3
PROFIBUS International 8-1
PROFINET 2-25 4-4 6-1
Interface 2-25 4-4
PROFINET CBA 6-2
PROFINET IO 6-2
Programming Device/OP ->CPU Communication 2-22

R
RAM card
Use 2-20
Range of validity
of the manual 1-1
Reading
Service data 3-15
Index

Reproducibility, 9-27
Reset to factory setting, 3-12
Response time, 9-13
Calculation, 9-13
Calculation of the, 9-16, 9-17
Diagnostic interrupt, 9-26
Diagnosis, 9-17
Parts, 9-13
Process interrupt, 9-24
Reducing, 9-18
shortest, 9-16
Restart, 2-15, 8-4
Operating sequence, 2-15
Routing
Access to stations on other subnets, 4-13
Example of an application, 4-16
Gateway, 4-14
Requirements, 4-13

S
S7 basic communication, 4-8
S7 communication, 4-9
Description, 4-9
S7 connections
Distribution, 4-21
End point, 4-18
of CPUs 41x, 4-21
Time sequence for allocation, 4-20
Transition point, 4-18
S7-400 CPUs
Memory types, 8-2
Safety
of the web server, 3-2
scan time
Operating system, 9-5
Process Image Updating, 9-3, 9-4
Security class, 2-12
Setting, 2-12
Selecting display languages, 3-2
Service data
Procedure, 3-15
Reading, 3-15
Use case, 3-15
Services
S7 communication, 4-9
SFB 52, 5-6
SFB 53, 5-6
SFB 54, 5-6
SFB 81, 5-6
SFC 13, 6-6
SFC 49, 6-6
SFC 5, 6-6
SFC 58, 6-6
SFC 59, 6-6
SFC 70, 6-6
SFC 71, 6-7
SFC 81 UBLKMOV, 7-1
SIMATIC iMap, 6-2
Simple Network Management Protocol, 6-13
Slot
Interface module, 2-2
Memory card, 2-2
SNMP, 6-13
Integration in STEP 7, 6-13
SSL, 6-8
W#16#0696, 6-9
W#16#0A91, 6-8
W#16#0C91, 6-8
W#16#0C96, 6-9
W#16#0x94, 6-9
W#16#4C91, 6-9
W#16#xy92, 6-9
Status LEDs
all CPUs, 2-8
Supply
External backup voltage, 2-3
Support
further, 1-2
System and Standard Functions, 6-6, 6-7

T
Technical specifications
CPU 414-3 PN/DP, 10-1
CPU 416-3 PN/DP, 10-16
CPU 416-3F PN/DP, 10-28
IF-964-DP, 11-4
Memory card, 10-40
Time synchronization
via MPI, 2-22
via PROFIBUS, 2-24
via PROFIBUS DP, 4-3
Time-Sharing Model, 9-1
Toggle switch, 2-11, 2-12
Training Center, 1-2
Transfer memory
CPU 41x, 5-12
for data transfer, 5-12

U
Updating online
the firmware, 3-14
Updating the firmware, 3-14

W
Warm restart, 2-15, 8-4
Web Access on the CPU, 3-2

Web server
Display languages, 3-2
Safety, 3-2
Selecting display languages, 3-2
Web Server
activate, 3-2
Web Server, 3-1